

Participant Information

This document summarizes the anonymized participants involved in the interview study on Quantum Software Testing (QST). All personally identifiable information has been removed. Participants are identified only by anonymized IDs (P1–P8).

Participant Overview

Participant	Simulation (years)	Real Hardware (years)	Remote Hardware (years)	Research Focus	Sector	Research Environment / Expertise
P1	4	<1	4	Noise-Aware Computing	Academia	Noise-aware quantum computing, simulation, and benchmarking across simulation and hardware.
P2	<1	5	–	Ion-Trap Hardware	Both	Experimental trapped-ion hardware, hardware operation, calibration, and validation.
P3	–	8	–	Hardware Architecture Design	Both	Quantum hardware architecture and scalable hardware system design.
P4	4	–	4	HPC Simulation; Remote Hardware	Academia	High-performance classical simulation, remote quantum hardware, and cross-platform execution.
P5	4	–	–	Quantum Error Correction	Academia	Quantum error correction and fault-tolerant quantum computing on simulation.
P6	<1	5	–	Ion-Trap Hardware	Industry	Experimental trapped-ion hardware development and system integration.
P7	3	7	2	Multi-Platform Hardware	Industry	Cross-platform hardware, compilation, calibration, and QEC across superconducting, ion-trap, neutral-atom, and spin-qubit systems.
P8	7	–	–	Quantum Error Correction	Academia	QEC and quantum communication; simulator-based work

						with analytical noise models.
--	--	--	--	--	--	-------------------------------

Sector Legend

- A = Academia
- I = Industry
- B = Both

Notes

The participant cohort was intentionally selected to cover complementary expertise in classical simulation, real quantum hardware, remote quantum computer, quantum error correction, and multiple hardware platforms. Years of experience are self-reported.