

## 230821 updated

Multilevelsenseamp.cpp – dynamic power equation modified

Bus.cpp, Htree.cpp, XYBus.cpp – latency equation modified

## 230920 updated:

Searchable through: // 230920 updated

### (1) New data transfer mode added: synchronous data transfer

In the synchronous data transfer mode, data is transferred in a pipelined fashion during system-level operations, as opposed to buffer-by-buffer like transfer in the existing implementation. In such a system the overall chip latency is primarily determined by the critical delay path along the total data transfer distance. Given the practical limitations on the global bus width often observed in chips, it's probable that the critical delay path responsible for determining chip latency will be from the global buffer to the tile unit. Synchronous data transfer mode reflects such operational characteristics.

Currently, the synchronous data transfer mode is only supported for Htree interconnect topology and on-chip activation function mode, and novel mapping. Such restriction is incorporated into the code.

### (2) Modified some minor issues

Updated code files: Buffer.cpp, Tile.cpp, MultilevelSenseAmp.cpp, Subarray.cpp

Buffer.cpp – deleted  $/2$  in buffer read/write latency

Tile.cpp -  $/2$  in buffer access counts

MultilevelSenseAmp.cpp, Subarray.cpp – Reference array area estimation was not properly incorporated into the code, so fixed the associated code files.