## A Selective Bit Dropping and Encoding Co-Strategy in Image Processing for Low-Power Design in DRAM and SRAM

*Abstract*—A novel and efficient way of image processing is proposed in this paper, which fully exploits the features of DRAM (Dynamic Random Access Memory) and SRAM (Static Random Access Memory) as well as the human visual system. The proposed strategy first approximates and encodes the image to effectively reduce the number of bit-‘1' in the original pixel data, then the processed data is pushed into the off-chip DRAM, and later written into the on-chip SRAM for further computation. Since the storage power consumption of DRAM is proportional to the number of bit-‘1', while the write power consumption of SRAM is linear relative to the switch probability and the square of the supply voltage, fewer bits-‘1' in the processed pixel data will decrease the power consumption of DRAM and SRAM, yet accompanied by negligible influence on output quality as our proposed method has the advantages of both approximate compu­tation and error compensation.Thus, a tradeoff is finally achieved between storage power consumption and output quality. **The recommended strategy has been implemented in digital circuits, and the algorithm complexity is not increased by embedding the proposed scheme into the integrated image processing algorithm and the system modification is negligible.** In the experimental simulations, 39.8% power reduction for DRAM and 25.9% write power reduction for SRAM have been achieved. Regarding output quality, Discrete Cosine Transform (DCT), quantization, inverse quantization and inverse DCT (IDCT) are employed to process the approximated data. The simulations shows average 3.36 dB losses in Peak-Signal-Noise-Ratio(PSNR). Based on this strategy, an approach of priority-based reduction in supply voltage for insignificant pixel data is introduced to achieve further reduction in power consumption for SRAM. Undoubtedly, a lower supply voltage will increase the probability of read error from SRAM. However, with our proposed approximate coding strategy, the output quality is barely impacted by the lower supply voltage.

*Index Terms*—Approximate storage, embedded system, DRAM, SRAM, image processing, low power design.

I. INTRODUCTION

With the large-scale application and development of new computer vision and artificial intelligence in re­cent years, applications like high-definition images and videos are gradually being ported to embedded devices such as mobile phones, tablets and wearable devices. As a result, there are higher demands on the computation and storage of large-scale data, especially in storage as it accounts for more than 90% of the power consumption [1], [2] in common image and video applications. The storage power consumption is generally divided into two parts: off-chip storage DRAM and on-chip storage SRAM. In typical image processing, as shown in Fig. 1, the raw image data will first be sent to off-chip storage DRAM, followed by on-chip SRAM for further computation, and some outputs of the computation will be sent back to DRAM. Due to battery capacity and the slow development of new storage materials, reducing the power consumption of DRAM and SRAM storage in existing embedded systems is a serious concern.

Lowering the amount of image data is one of the nor­mal ideas for reducing storage power. The most well-known approach is image compression [3], which implements a compression algorithm to decrease the amount of image data before transferred and stored in the off-chip storage DRAM. However, this approach has two major defects: firstly, compression algorithm is complex to implement, such as adaptive bit-width compression [4], a dictionary-based fixed length coding scheme [5], especially considering the power consumption of embedded devices is limited; Secondly, the system modification and overhead required to integrate the compression algorithm into the existing image and video processing system are significant.

A different idea is to build on existing algorithms to reduce power consumption by changing the storage structure, or by preprocessing the raw image data. For example, the 8T structure of SRAM proposed by Dr. Mohapatra [a] changes the storage structure at the transistor level, and the designer needs to redesign the layout so that the new storage structure can be practically applied in the integrated circuit, which brings additional expenses that are not acceptable for practical applications. As for the preprocessing methods, some of the common solutions include data encoding and data dropping. In contrast to precisely computed circuit systems, image and video processing takes advantage of the fact that the human visual system is more sensitive to low frequency than high frequency [6], [7]. For example, during the common lossy decompression of JPEG images, the human eye is comparably less sensitive in distinguishing the results of output when the PSNR is above 30 dB. In other words, a completed accurate storage method is not necessary in practi­cal applications. Therefore, the data in storage system can be divided into important and non-important parts depending on the perceptual sensitivity of the human eye. More specifically, for a pixel value, the information in the high-bit part is more crucial than those in the low-bit part [8]. Based on this feature, through exploring the characteristics of DRAM and SRAM, the pixel data can be selectively approximated or encoded in advance in order to provide a corresponding solution to reduce storage power consumption.

This paper proposed a method for preprocessing raw image data with selective bit dropping and approximate encoding strategies, as well as an approach of priority-based reduction in supply voltage for insignificant pixel data to achieve further reduction in power consumption. The proposed data could preserve the most significant information of the image data effectively, and has a limited impact on output quality. A tradeoff has been achieved between power savings and output quality as 39.8% power reduction for DRAM and 25.9% write power reduction for SRAM are shown in the extensive simulations, with only 3.36 dB losses in PSNR compared to accurate processing. The technique for lowering supply voltage for insignificant pixel data can be used in addition to the strategy to reduce storage power consumption. The results from the subsequent experimental data demonstrated that it has a surprising effect on output quality.

The structure of the paper is as follows: Section II gives an introduction of SRAM and DRAM. The proposed strategy is described in Section III. Section IV presents the experiment results. The paper is concluded in the final section.

1. Power Analysis of SRAM and DRAM

Both DRAM and SRAM account for a large percentage of the power overhead in circuit systems, where the read/write and refresh operations consume the most of the power con­sumption for DRAM and SRAM. Fig. 2(a) [9] shows the basic cell of a single-bit DRAM, which is composed of three basic modules: two NMOS transistors, a sensitive amplifier and a capacitor to store data. When the read/write operation is performed, the row address line and column address line are first activated to "1", and the NMOS transistors are turned on. The sensitive amplifier is then used to connect the bit line to the capacitor. When the data is "1" or “0", the capacitor will be charged and discharged according to the read/write operation. It should be noted that when the data is stored as "1", the charge stored on the capacitor will deplete over time due to the capacitor's leakage current, so the entire DRAM needs to be dynamically refreshed in regular intervals to replenish the leaked charge to ensure the accuracy of the stored data. While no charge replenishment is required during the refresh process if the original stored data is "0", i.e. no additional dynamic power consumption is generated when the data is stored as "0". Therefore, as stated in [9], [10], the storage power consumption of DRAM is proportional to the number of bit-'1‘. In order to reduce the storage power of DRAM, Dr. Song et al. [11] proposed a multi-level refresh frequency for approximate storage. Likewise, the authors kept the refresh frequency of the significant bits constant and reduced the refresh frequency of the insignificant bits to varying degrees based on the principle that the high bits of the original image data cannot be contaminated and the low bits can be approximated. The main problem with this approach is the need to modify the original DRAM refresh control system. It is impossible to ignore the additional overhead caused by this modification process. Moreover, approximate storage with complete bit dropping method for original stored data to decrease the power consumption of off-chip DRAM is a common approach. Nevertheless, complete bit dropping method could generate excessive loss of raw data information and require real-time dynamic monitoring of the output quality [12]. In this context, data encoding from [13] proposed an efficient approach to reducing the number of bit-'1' for DRAM storage. However, bandwidth utilization is a key problem due to additional flags and information.

Compared with DRAM, the storage process of SRAM is relatively simple. The power consumption of SRAM can be divided into three parts: write power, read power and leakage power. Fig. 2(b) [14] shows the basic cell of a singlebit SRAM. This single-bit memory structure consists of 6 MOS transistors (6T structure), where the two inverters in the middle constitute the positive feedback while the two NMOS transistors on both sides serve as the write and read interfaces of the memory cell. When the write operation is performed, the WL and RL are first activated to “1”, and the two NMOS transistors are turned on. Through the BL, BLB and the two NMOS transistors, the input data will be written into the inverters. Two situations occur in this case. If the written data is opposite to the currently saved data, the intermediate inverters with positive feedback loop will be forcibly flipped to the desired value, during which both inverters are charged, discharged and consume energy. The write operation will not generate flipped power if the data value being written matches the data value kept in the prior state. As for read power and leakage power, [14], [15] pointed out that the value of write power is 3.3X larger than that of read power, and the leakage power consumption is only a small fraction of SRAM power dissipation. In summary, data write power is the main source of power consumption for on-chip SRAM. More specifically, most of the power consumption occurs when the transistors of the bit-cell in SRAM switch between the on and off state. Therefore, lots of research has been done in the past to reduce write power consumption. For the on-chip memory cell circuit, the energy overhead is proportional to several parameters as shown in Eq. (1):

Where *E* is the energy overhead, *a* is the switch proba­bility (switches between bit-'1‘ and bit-'0'), *C* is the effec­tive capacitance, *Vdd* is the supply voltage and *f* is the operating frequency [16]. In a practical circuit design, the circuit equivalent capacitance is mainly related to the circuit structure, and it is extremely complicated to improve from the design. Although reducing the operating frequency may seem effective for large-scale data operations, this will reduce the circuit's performance as there is no guarantee of real-time data processing in the circuit system [17], which is unacceptable in practical image processing applications. Since energy has a squared relationship with supply voltage, reducing the voltage is an effective method [18]. However, when reducing the supply voltage, the circuit's ability to run at a high frequency decreases and the susceptibility to circuit noise increases. The circuit will have timing error if the operating frequency is forced to be constant. In short, lowering the supply voltage may result in an incorrect circuit's logic output. A mixed approximate storage scheme can therefore be adopted in light of the fact that the high bits of the original image data cannot be contaminated and the low bits can be approximated. The normal supply voltage can be used for the important part of the pixel data, while the lower supply voltage can be applied for non-important part. Moreover, since SRAM write power consumption is proportional to the switch probability, reducing the *a* value in Eq. (1) is also considered an efficient way to achieve power consumption.

From the analysis above, reducing the number of ‘1' is criti­cal for saving DRAM power consumption, whereas decreasing the switch probability *a* in Eq. (1) is an effective approach that can also be utilized jointly with a mixed voltage approximate storage scheme for saving power consumption of SRAM.

1. Co-Strategy of Selective Bit Dropping

and

Encoding with Supply Voltage Reduction

*A.The proposed Co-strategy*

As previously indicated, the power consumption of DRAM could be effectively reduced if most of the bits stored in the original image are bit-‘0'. More crucially, the probability of switching in the entire SRAM write operation is simul­taneously reduced when the image data with this feature is cached from off-chip DRAM to on-chip SRAM for further computation. Therefore, SRAM's storage power consumption can also be effectively reduced. Thus, we can focus on the preprocessing of original image data and no more design over­head or large modification to the circuit system are needed. The encoding and complete bit dropping mentioned above are two effective methods to reduce the number of bit-'1‘ in the raw image data. However, the encoding method introduces additional flags, reducing the bandwidth availability of off- chip storage significantly. Meanwhile, complete bit dropping method leads to excessive data losses. In this paper, we try to optimize both methods and combine the results to obtain our approximate storage method. The proposed method is as follows:

Based on the fault tolerance of image video, the least significant bit (LSB) is used as the encoding flag bit (8 bits per pixel as illustrated), which means that we do not introduce extra bit-flags. Our initial focus is on the high seven bits of the pixel data. From high to low order, the high seven bits are designated as *bit*7, *bit*6, *bit*5, *bit*4, *bit*3, *bit*2, and *bit*1*.* These seven bits are divided into two parts: the high part, which is from *bit*7 to *bit*8\_K, and the low part, which is from *bit7\_K* to *bit*7, *K ∈* [1*,* 7]. *K* value denotes the number of pixel bits in the high part. In the case of K = 7, the number of pixel bits in the low part is 0. When K = 1, the number of pixel bits in the high part is 1, and the number of pixel bits in the low part is 6.

After capturing the raw data of the image, as the low bits in the pixel data are insignificant, for the low part bits, which is from *bit7\_K* to *bit*7（*K ∈* [1*,* 7]）, we proposed an approximate compensation dropping method to keep the first bit- ‘1' from high order to low order in *bit7\_K* to *bit*7，and then set the other bits to zero. Unlike the complete dropping method, this method retains the highest bit with logical value ‘1' and provides various degrees of error compensation for different degrees of data approximation. When the number of dropped bits is higher, this method will be more advantageous. Since more bits in low part of the pixel will be set to zero, the power consumption of DRAM could be reduced effectively. Moreover, the switch probability *a* in Eq. (1) could also be reduced to achieve further power savings in SRAM.

Simultaneously, as high bits are important in pixel data, the original data must be stored accurately. A flip encoding method is proposed here to reduce the number of bit-‘1' in the high part. Fig. 3 shows the proposed encoding scheme. First, the number of bit- ‘1' in the high part is counted. When the number of bit- ‘1' is greater than *K*/2, all the bits in the high part are flipped, and the flag bit (LSB as we described before) is enforced as ‘0'. When the number of bit- ‘1' is smaller than K/2, the data in the high part remains unchanged with the flag bit will be set as ‘1'. Using LSB as the flag information has no effect on the bit width of the data. Instead, it can effectively reduce the number of bit-‘1' in the high part. The flag bit is utilized to determine whether to flip the high part during the decoding operation. If it is ‘0', then flip it; if it is ‘1', keep it constant. This simple- to-implement and easy-to-integrate encoding and decoding operation does not modify the current image decoding system, making it an efficient method to reduce the number of bit-‘1'.


As illustrated in Fig. 4, with K = 4 as an example, the high part contains four bits from *bit^* 7 to *bit4* and the low part contains three bits from bit3 to bit1. As shown in the diagram, if the number of bit-‘1' is greater than 2, it will be flipped and the corresponding flag bit is set to ‘0'. If the number of ‘1' is less than or equal to 2, the flip will not occur and the corresponding flag bit will be set to ‘1'. As for the low part, it is clear that the data after the first bit-‘1' position is cleared.

It can be seen that with smaller value *K*, more bits will be assigned to the low part, which means that more bits could be set to bit-‘0' to achieve power savings. Meanwhile, the larger amount of bit-‘0' in the low part of the pixel data indicates that more information will be lost in the image, resulting in poor output quality. However, it should be noted that the output quality requirements for image processing during real-world applications are various. As shown in Fig. 5, the designer can set an output quality threshold for a specific image application. To meet different requirements for output quality in different applications, the hardware designers should implement the Co-strategy proposed herein through the high-level language of C/C++ before starting their design. When the original data is collected by the image acquisition device, the value of k should be taken from 7, and the original data should be put into the simulated Co-strategy for approximation storage processing. With the decline of the k value, the output quality will be judged successively in the test process to determine whether it meets the requirements of different designers. For varying processing algorithms, different parameters can be selected to check the output quality. For example, PSNR is a common output quality evaluation index that could adjust the size of the *K* value to determine whether the output quality threshold is satisfied. The minimum value of *K* is obtained if the output quality threshold is satisfied, so as to obtain the minimum storage power consumption. It should be noted that if the output *K* value of Fig. 5 is 8, which is outside the range of *K*, the output quality requirement cannot be met when *K* =7. At this point, accurate processing should be taken and no data preprocessing can be done. If the output *K* value is 0, which is also outside the range of *K*, it is clear from the above analysis that the number of bits in the high part is 0, the encoding scheme will be ignored, and as a result the resources of the flag bit are wasted. What also needs to be noted is that, when k=7, the number of bits in the high part is 7, and the number of bits in the low part is 0. This means that only the encoding method works. When k=6, the number of bits in the low part is 1. In this occasion, the original value of the logic value of this bit will be reserved due to the features of the data-compensated dropping method. Therefore, actually the method of data-compensated dropping will fail to work either; meanwhile, the number of bits in the higher part is 6, which is one bit less than that of k=7. This implies that the number of bits participating in the encoding method is one bit less, so the power consumption rises accordingly compared with that of k=7. The features when k=6 will be confirmed in the subsequent experiments. Thus, the designer should be aware that, when k=6, k=7 should be the better choice.

1. *The implementation of integration*


The method of merging the error compensation dropping method with the encoding method is proposed herein. After determining the k value, for the implementation of specific hardware the hardware designer needs to consider the implementation of both methods.

For the error-compensated dropping method, each pixel needs to be pre-processed by a dedicated digital circuit, and the basic digital gate should be employed. Taking k=4 as an example, its logic computation structure is as shown in Fig. a.



Where [7 : 0] is the input data of a single pixel, while [7 : 0] is the approximate data after pre-processing. P [7] represents the most significant bit (MSB) of the pixel data. Therefore, the following bits from high to low are P[6], P[5], P[4], P[3], P[2], P[1], and P[0]. When k=4, the original logic values of 4 bits in the high part and LSB (as flag information) are directly copied, and the three bits in the low part need to be processed by the error-compensated dropping method. According to the proposed pre-processing algorithm, P[3] is the highest bit of the approximate storage. If P[3] is logic ‘1’, it needs to be retained; but if it is logic '0', the logic value of P[2] needs to be observed further. Therefore, in terms of logic computation, the assignment of P[3] comes directly from the original data. When P[3] logic is ‘0’, the logic value of P[2] needs to be considered. If P[2] is logic ‘1’, it needs to be retained; but if it is logic ‘0’, the logic value of P[1] needs to be observed further. The subsequent bits should be processed similarly until the last bit of the low part. Therefore, the whole process contains a series of “NOT” gates and “AND” gates logic computation. It is evident that the whole computation process can be implemented through a few simple logic gates.

Fig. b demonstrates the implementation of this method in the MPEG-2 decoding system [9]: it is inserted between the SDRAM controller and the MPEG-2 decoder core. No additional decoding costs are needed on the control scheme for parts connected to data encoders and decoders, such as Ref.picture reading, VGA display controllers, etc. Since the modification of the original modules is unnecessary, the time series and control of the decoding system remain unaffected. This indicates that the method can be easily implemented, and rapidly and efficiently integrated into a video decoding system.



From the above analysis, the logic design of the error-compensated dropping method and the encoding method is simple and they can be easily coded in Verilog and synthesized by DesignCompiler tools. In addition, according to the following simulations, the circuit overload brought by these two methods is negligible. More importantly, the pre-processed circuit can be embedded into the image and video processing algorithm conveniently. The system modification brought therefrom is negligible.

Based on the above analysis, it is clear that the proposed method could achieve the tradeoff between storage power con­sumption and output quality while being more efficient than the approaches previously mentioned. As the method focuses solely on image data preprocessing, the storage structure is not modified and the method is simple to implement, requiring no system modifications. More importantly, the strategy can also be utilized in conjunction with an approximate mixed voltage storage scheme. The read error from SRAM due to the reduced supply voltage could “recover" the missing pixel information. The result will be demonstrated in later simulations.

1. Experimental simulations

In this section, the proposed strategy is modeled through C++. As shown in Fig. 6, the pixel data are preprocessed with different approximations using different *K* values. Ac­cording to the typical data flow process in image processing applications, the processed pixel data is pushed into DRAM and SRAM, where the number of bit-'1' per pixel for storage in DRAM and the switch probability for storage in SRAM are simulated and analyzed. In terms of output quality, the preprocessed pixel data is first decoded before being pushed into the simulation of the common JPEG and MPEG-2 codec core algorithms, and the PSNR value of the final output image is used as a metric for output quality.

1. *Simulation results for the number of bit-'1' in DRAM and the switch probability in SRAM*

The image preprocessing algorithm including selective bit dropping and encoding has been implemented in C++. After preprocessing with different values of K, real image data featuring a resolution of 256\*256 is sent to the DRAM model, and the simulation result of storage power consumption in DRAM is shown in Fig. 7. Navg refers to the average number of bit-'1' per pixel (as the measure of storage power consumption in DRAM). The pixel data without preprocessing, i.e., the accurate storage method, is used as the baseline for comparison with the approximate preprocessing method. It can be seen that Navg for yet-to-be-preprocessed pixel data is 4.22, which is close to 50%. When K = 7, only the flag bit (as the encoded flag information) at the end of the pixel data is lost, but Navg decreases to 2.81, reducing the DRAM storage power consumption by 33.4%. This shows the efficiency and effectiveness of the encoding scheme. More notably, if the requirement for the output quality is not so high, the value of K can be reduced even further. As illustrated in the analysis above, the value of Navg decreases significantly as K decreases.

The image data is then sent to the SRAM model for further computation. Due to the high resolution of the image, it is not possible to send all of the data to the on-chip SRAM at once. As the capacity of the common SRAM is very limited and the size of SRAM affects the switch probability, two sizes of SRAM are used, which is 64k-bit and 128k-bit respectively. As shown in Fig. 8, the 128k-bits size SRAM has an overall significantly lower switch probability than that of 64k-bit size SRAM. The effect of distinct K values on the switch probability is essentially the same as that of DRAM, where the switch probability for yet-to-be-preprocessed image data is close to 50%, and decreases with smaller K value. Thus, the storage power consumption of SRAM could be significantly reduced. However, this comes at the expense of output quality losses, and the following part will focus on the impact of image preprocessing on output quality.

*B. The evaluation of output quality with the proposed strategy*

After analyzing the power consumption of DRAM and SRAM, the image data is processed with a decoder, which can be easily implemented into the integrated image processing algorithm. DCT, quantization, inverse quantization and IDCT in C++ are employed to process the approximated data after decoding. For the generality of the experimental results, 1 million images are used for the simulation. The final average PSNR with different *K* values are shown in Fig. 9, where it can be seen that the output quality decreases with smaller *K* value. Therefore, according to the requirements of different image applications, dynamic adjustment of off-chip and off-chip storage power consumption can be achieved based on output quality needs. When *K* = 4, the proposed strategy in the paper has an average PSNR loss of around 3.36 dB (compared to the accurate processing), and 39.8% power reduction for DRAM and 25.9% write power reduction for SRAM can be achieved. Additionally, as for the complete dropping method shown in Fig. 9, in which all the bits in the low part are set to be ‘0’. It can be seen that the complete dropping method has an overall significantly lower PSNR value than that of our proposed strategy. As the K decreases, the output quality decreases sharply, when *K* = 4, the corresponding PSNR is 29.68 dB (below 30 dB), which is unacceptable in most practical applications. This shows the effectiveness and efficiency of our approximation approach for error compensation. Fig. 10 provides some examples with proposed strategy. When *K* = 4, the appearance of the image processing are not significantly different from that of the accurate processing results. However, as *K* increases, the PSNR value decreases and the image becomes substantially noisier. Fig. c shows the same examples with complete dropping method in order to prove the advantages of the proposed strategy in error compensation. The appearance of the image processing results is much more poor than that of the proposed strategy.

*C. The proposed strategy with a priority-based reduction in supply voltage*

According to Eq. (1), the power consumption for SRAM is proportional to the supply voltage. As a result, lots of researches have been done in the past on reducing supply volt­age for lower power dissipation. In this section, the proposed strategy is utilized jointly with an approximate mixed voltage storage scheme. More specifically, as shown in Fig. 11, the normal supply voltage is used for the accuracy of the high part as well as the flag bit, while the lower supply voltage is applied for the approximation of the low part.

Theoretically, further reduction in power consumption for SRAM is attained. The evaluation of power saving can be expressed as follows:

Where n is the evaluation of power saving, P is the energy overhead with normal supply voltage, and *Plow* is the energy overhead with selectively reduced supply voltage. In the case of *K* = 4, the normal supply voltage is applied to the high part of 4 bits and the flag bit, while the lower supply voltage is applied to the low part of 3 bits. Thus, P and *Plow* can be respectively replaced through Eq. (2). Therefore, the evaluation of power saving can be calculated as follows:


Where n is the evaluation of power saving, *VDD* is the normal supply voltage, while *Viow* is the lower supply voltage.

Undoubtedly, a lower supply voltage increases the probabil­ity of read error from SRAM. Many researchers conducted in the past have presented the relationship between supply voltage and read error probability, as shown in Fig. 12 [19]. With lower supply voltage, the probability of read error increases. Hence, after the introduction of selectively reduction in supply voltage, a stochastic probability model is built in c++ to analyze the impact of selective reduced supply voltage on output quality. As shown in Table I, the output quality PSNR does not decrease linearly with increasing read error probabil­ity; instead, an anti-correlation may occur. This is because some pixel information was lost during our approximation process, however, subsequent read error may "recover" the missing pixel information. Therefore, this strategy not only further reduces the storage power consumption, but also shows surprising results in terms of output quality.


*D.Discussion for hardware overhead*

In this section, the pre-processed circuit and the encoding circuit required for the methods proposed herein will be evaluated.

For the pre-processing circuit used for the implementation of the data-compensated dropping method, the circuit structure under different approximate bit conditions is compiled by Verilog, and then synthesized by DesigningCompiler of Synopsys Company under SMIC65 nm process of SMIC Corp. The obtained gate-level netlist is sent to the PrimeTime Tool to acquire the data latency, power consumption, and area, which are regarded as the hardware overhead for discussion. From the analysis in section III, when K=6 and 7, the selective dropping method fails. Therefore, only the values of K= 1,2,3,4,5 are discussed herein. Furthermore, the additional power consumption of the added pre-processing circuit is low, and the area and latency increase are limited. Under the same conditions, when compared to the actual image and video encoding and decoding [15], the total power consumption of DRAM and SRAM is approximately 1W, and the areas of standard DRAM and 64k-bit SRAM are far greater than μm2-magnitude. Therefore, the power consumption and areas of the added circuits can be completely negligible in the actual system.



For the encoding algorithm, the hardware implementation cost of this method is displayed in Table II. It can be seen that the cost is only several hundred gates, which can be completely negligible in comparison with the MPEG-2 decoding system that requires nearly one million gates.



Compared the power consumption reduction with complete dropping method, like the simulation process in section IV. Navg in DRAM and the switch probability for SRAM based on the complete dropping method will also be evaluated. As can be seen in Table III, the complete dropping method gains more power reduction than the proposed strategy. However, according to the original intention of the designer, the output quality should be concerned with top priority. The output quality reduction for complete dropping strategy shown in Fig. 9 is significant, which cannot be accepted in most practical applications. Thus, the proposed strategy is more efficient and effective to achieve the tradeoff between output quality and storage power consumption.

V. Conclusion

In this paper, we presented a selective bit dropping and encoding co-strategy in image processing for low-power in DRAM and SRAM. Based on the characteristic of human visual system, the pixel data is selectively approximated and encoded in advance in order to provide a corresponding solution to reduce storage power consumption for both DRAM and SRAM, and the cost of the output quality and the system modification is negligible. The encoding strategy has shown its effectiveness and efficiency. At the same time, the selective bit dropping strategy archives the improvement on PSNR (compared to the complete dropping method). Our co-strategy decreases the number of bit-'1' in original image data and contributes to the tradeoff between storage power consumption and output quality. More importantly, the approximate mixed voltage storage scheme has also been vertified its effectiveness and efficiency. Therefore, our co-strategy can be utilized in conjunction with other adaptive methods in the future work and we believe the proposed co-strategy could also provide the tradeoff between storage power consumption and output quality in various applications.

REFERENCES

1. Y. Chen, X. Yang, F. Qiao, J. Han, Q. Wei, and H. Yang, “A multi­accuracy-level approximate memory architecture based on data signifi­cance analysis," in *2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI),* 2016, pp. 385-390.
2. D. Culler, J. P. Singh, and A. Gupta, *Parallel computer architecture: a hardware/software approach.* Gulf Professional Publishing, 1999.
3. W.-Y. Chen, L.-F. Ding, P.-K. Tsung, and L.-G. Chen, “Architecture design of high performance embedded compression for high definition video coding," in *2008 IEEE International Conference on Multimedia and Expo*, 2008, pp. 825-828.
4. J. Zhu, L. Hou, W. Wu, R. Wang, C. Huang, and J. Li, “High performance synchronous drams controller in h.264 hdtv decoder," in *Proceedings. 7th International Conference on Solid-State and Integrated Circuits Technology, 2004.,* vol. 3, 2004, pp. 1621-1624 vol.3.
5. H. Gao, F. Qiao, and H. Yang, “Lossless memory reduction and efficient frame storage architecture for hdtv video decoder," in *2008 International Conference on Audio, Language and Image Processing*, 2008, pp. 593­598.
6. Y. Wang, J. Ostermann, and Y.-Q. Zhang, *Video processing and com­munications*. Prentice hall Upper Saddle River, NJ, 2002, vol. 1.
7. F. Qiao, N. Zhou, Y. Chen, and H. Yang, “Approximate computing in chrominance cache for image/video processing," in *2015 IEEE International Conference on Multimedia Big Data*, 2015, pp. 180-183.
8. V. K. Chippa, D. Mohapatra, A. Raghunathan, K. Roy, and S. T. Chakradhar, “Scalable effort hardware design: Exploiting algorithmic resilience for energy efficiency," in *Design Automation Conference*,
9. pp. 555-560.
10. N. Zhou, F. Qiao, H. Yang, and H. Wang, “Low-power off-chip memory design for video decoder using embedded bus-invert coding," in *2011 Tenth International Symposium on Autonomous Decentralized Systems*,
11. pp. 251-255.
12. Y. Joo, Y. Choi, H. Shim, H. G. Lee, K. Kim, and N. Chang, “Energy exploration and reduction of sdram memory systems," in *Proceedings of the 39th Annual Design Automation Conference,* ser. DAC '02. New York, NY, USA: Association for Computing Machinery, 2002, p. 892-897. [Online]. Available: <https://doi.org/10.1145/513918.514138>
13. S. Liu, K. Pattabiraman, T. Moscibroda, and B. G. Zorn, “Flikker: Saving dram refresh-power through critical data partitioning," *SIGPLAN Not.*, vol. 46, no. 3, p. 213-224, mar 2011. [Online]. Available: <https://doi.org/10.1145/1961296.1950391>
14. J. Miao, “Modeling and synthesis of approximate digital circuits," Ph.D. dissertation, 2014.
15. H. Shim, Y. Joo, Y. Choi, H. G. Lee, and N. Chang, “Low-energy off-chip sdram memory systems for embedded applications," *ACM Trans. Embed. Comput. Syst.*, vol. 2, no. 1, p. 98-130, feb 2003. [Online]. Available: <https://doi.org/10.1145/605459.605464>
16. I. J. Chang, D. Mohapatra, and K. Roy, “A priority-based 6t/8t hybrid sram architecture for aggressive voltage scaling in video applications," *IEEE Transactions on Circuits and Systems for Video Technology,* vol. 21, no. 2, pp. 101-112, 2011.
17. Z. Liu, Y. Song, M. Shao, S. Li, L. Li, S. Ishiwata, M. Nakagawa, S. Goto, and T. Ikenaga, “A 1.41w h.264/avc real-time encoder soc for hdtv1080p," in *2007 IEEE Symposium on VLSI Circuits,* 2007, pp. 12­13.
18. V. Gupta, D. Mohapatra, A. Raghunathan, and K. Roy, “Low-power digital signal processing using approximate adders," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 32, no. 1, pp. 124-137, 2013.
19. J. Kwon, I. J. Chang, I. Lee, H. Park, and J. Park, “Heterogeneous sram cell sizing for low-power h.264 applications," *IEEE Transactions on Circuits and Systems I: Regular Papers,* vol. 59, no. 10, pp. 2275-2284,

2012.

1. N. Gong, S. Jiang, A. Challapalli, S. Fernandes, and R. Sridhar, “Ultra-low voltage split-data-aware embedded sram for mobile video applications," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 59, no. 12, pp. 883-887, 2012.
2. Q. Li, P. Dong, Z. Yu, C. Liu, F. Qiao, Y. Wang, and H. Yang, “Punctur­ing the memory wall: Joint optimization of network compression with approximate memory for asr application," in *2021 26th Asia and South Pacific Design Automation Conference (ASP-DAC),* 2021, pp. 505-511.

[a] Chang I J, Mohapatra D, Roy K. A Priority-Based 6T/8T Hybrid SRAM Architecture for

Aggressive Voltage Scaling in Video Applications[J]. IEEE Transactions on Circuits &

Systems for Video Technology, 2011, 21(2):101-112.

[https://ieeexplore.ieee.org/abstract/document/5686921/citations#citations](https://ieeexplore.ieee.org/abstract/document/5686921/citations" \l "citations)