

Section 11. Timers

HIGHLIGHTS

This section of the manual contains the following major topics:

11.1	Introduction	. 11-2
11.2	Timer Variants	. 11-3
11.3	Control Registers	. 11-6
11.4	Modes of Operation	11-10
11.5	Timer Interrupts	11-15
11.6	32-bit Timer Configuration	11-16
11.7	32-bit Timer Modes of Operation	11-19
11.8	Timer Operation in Power-Saving Modes	11-21
11.9	Peripherals Using Timer Modules	11-22
11.10	Register Map	11-23
11.11	Related Application Notes	11-24
11.12	Revision History	11-25

dsPIC33F/PIC24H Family Reference Manual

Note:

This family reference manual section is meant to serve as a complement to device data sheets. Depending on the device variant, this manual section may not apply to all dsPIC33F/PIC24H devices.

Please consult the note at the beginning of the "Timers" chapter in the current device data sheet to check whether this document supports the device you are using.

Device data sheets and family reference manual sections are available for download from the Microchip Worldwide Web site at: http://www.microchip.com

11.1 INTRODUCTION

The dsPIC33F/PIC24H device family offers several 16-bit Timer modules. With certain exceptions, all 16-bit timers have the same functional circuitry, and are classified into three types according to their functional differences:

- Type A timer (Timer1)
- Type B timer (Timer2, Timer4, Timer6 and Timer8)
- Type C timer (Timer3, Timer5, Timer7 and Timer9)

The Type B and Type C timers can be combined to form a 32-bit timer.

Each Timer module is a 16-bit timer/counter consisting of the following readable/writable registers:

- TMRx: 16-bit Timer Count register
- · PRx: 16-bit Timer Period register associated with the timer
- . TxCON: 16-bit Timer Control register associated with the timer

Each Timer module also has these associated bits for interrupt control:

- Interrupt Enable Control bit (TxIE)
- Interrupt Flag Status bit (TxIF)
- Interrupt Priority Control bits (TxIP<2:0>)
 - **Note 1:** Each dsPIC33F/PIC24H device variant can have one or more Timer modules. For more details, refer to the specific device data sheets.
 - 2: An 'x' used in the names of pins, control/status bits and registers denotes the particular timer number (x = 1 to 9).
 - **3:** A 'y' used in the names of pins, control/status bits and registers denotes the particular Type C timer number (y = 3, 5, 7 and 9).

11.2 TIMER VARIANTS

This section describes the different types of timers available on the dsPIC33F/PIC24H family of devices.


11.2.1 Type A Timer

Timer1 is a Type A timer. A Type A timer has the following unique features over other types of timers:

- Can be operated from the low-power 32 kHz crystal oscillator available on the device.
- Can be operated in Asynchronous Counter mode from an external clock source.
- Optionally, the external clock input (TxCK) can be synchronized to the internal device clock and clock synchronization is performed after TxCK is divided by the prescaler. The advantage of clock synchronization after division by the prescaler is explained in 11.4.3 "Synchronous Counter Mode".

The unique features of Type A timer allows it to be used for Real-Time Clock (RTC) applications. Figure 11-1 shows the block diagram of a Type A timer.

Figure 11-1: Type A Timer Block Diagram



11.2.2 Type B Timer


Timer2, Timer4, Timer6 and Timer8, if present, are Type B timers. A Type B timer consists of the following specific features:

- It can be concatenated with a Type C timer to form a 32-bit timer.
- The external clock input (TxCK) is always synchronized to the internal device clock and clock synchronization is performed after TxCK is divided by the prescaler. The advantage of clock synchronization after division by the prescaler is explained in

11.4.3 "Synchronous Counter Mode".

Figure 11-2 shows a block diagram of the Type B timer.

Figure 11-2: Type B Timer Block Diagram




11.2.3 Type C Timer

Timer3, Timer5, Timer7 and Timer9, if present, are Type C timers. A Type C timer has the following specific features:

- It can be concatenated with a Type B timer to form a 32-bit timer.
- At least one Type C timer has the ability to trigger an Analog-to-Digital (A/D) conversion.
- The external clock input (TxCK) is always synchronized to the internal device clock. The clock synchronization is performed using TxCK, after which this synchronized clock is divided by the prescaler.

Figure 11-3 shows a block diagram of the Type C timer.

Figure 11-3: Type C Timer Block Diagram



11.3 CONTROL REGISTERS

This section outlines the functions of specific timer control registers.

• TxCON: Type A Timer Control Register (x = 1)

This register controls the configuration of a Type A timer.

• TxCON: Type B Timer Control Register (x = 2, 4, 6, 8)

This register controls the configuration of a Type B timer.

• TxCON: Type C Timer Control Register (x = 3, 5, 7, 9)

This register controls the configuration of a Type C timer.

In addition to the above registers, each timer has the following 16-bit registers associated with it.

• PRx: Timer Period Register (x = 1 through 9)

This is the 16-bit timer period register.

• TMRx: Timer Count Register (x = 1 through 9)

This is the 16-bit timer count register.

Register 11-1: TxCON: Type A Timer Control Register (x = 1)

R/W-0	R/W-0 U-0 R/W-0		U-0	U-0	U-0	U-0	U-0			
TON — TSIDL		_	_	_	_	_				
bit 15 bit 8										

U-0	R/W-0	V-0 R/W-0 R/W-0		U-0	R/W-0	R/W-0	U-0
_	— TGATE TCKPS<1:0>		_	TSYNC	TCS	_	
bit 7							bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15 **TON:** Timer On bit

1 = Starts the timer 0 = Stops the timer

bit 14 **Unimplemented:** Read as '0' bit 13 **TSIDL:** Stop in Idle Mode bit

1 = Discontinue timer operation when device enters Idle mode

0 = Continue timer operation in Idle mode

bit 12-7 Unimplemented: Read as '0'

bit 6 TGATE: Timer Gated Time Accumulation Enable bit

When TCS = 1: This bit is ignored When TCS = 0:

1 = Gated time accumulation enabled 0 = Gated time accumulation disabled

bit 5-4 TCKPS<1:0>: Timer Input Clock Prescale Select bits

11 = 1:256 prescale value 10 = 1:64 prescale value 01 = 1:8 prescale value 00 = 1:1 prescale value

bit 3 **Unimplemented:** Read as '0'

bit 2 TSYNC: Timer External Clock Input Synchronization Select bit

when ICS = 1:

1 = Synchronize external clock input0 = Do not synchronize external clock input

When TCS = 0:

This bit is ignored. Read as '0'. Timerx uses the internal clock when TCS = 0

bit 1 TCS: Timer Clock Source Select bit

1 = External clock from TxCK pin

0 = Internal clock (Fosc/2)

bit 0 **Unimplemented:** Read as '0'

dsPIC33F/PIC24H Family Reference Manual

TxCON: Type B Timer Control Register (x = 2, 4, 6, 8)Register 11-2:

R/W-0			U-0	U-0	U-0	U-0	U-0				
TON — TSI		TSIDL	_	_	_	_	_				
bit 15 bit 8											

U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0
_	— TGATE TCKPS<1:0>		T32	_	TCS	_	
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

'0' = Bit is cleared -n = Value at POR '1' = Bit is set x = Bit is unknown

bit 15 TON: Timerx On bit

When T32 = 1 (in 32-bit Timer mode): 1 = Starts 32-bit TMRx:TMRy⁽¹⁾ timer pair 0 = Stops 32-bit TMRx:TMRy⁽¹⁾ timer pair

When T32 = 0 (in 16-bit Timer mode):

1 = Starts 16-bit timer

0 = Stops 16-bit timer

bit 14 Unimplemented: Read as '0'

bit 13 TSIDL: Stop in Idle Mode bit

1 = Discontinue timer operation when device enters Idle mode

0 = Continue timer operation in Idle mode

bit 12-7 Unimplemented: Read as '0'

bit 6 TGATE: Timerx Gated Time Accumulation Enable bit

> When TCS = 1: This bit is ignored

When TCS = 0:

1 = Gated time accumulation enabled 0 = Gated time accumulation disabled

bit 5-4 TCKPS<1:0>: Timerx Input Clock Prescale Select bits

11 = 1:256 prescale value

10 = 1:64 prescale value

01 = 1:8 prescale value

00 = 1:1 prescale value

bit 3 T32: 32-Bit Timerx Mode Select bit

1 = TMRx and TMRy⁽¹⁾ form a 32-bit timer 0 = TMRx and TMRy⁽¹⁾ form separate 16-bit timers

bit 2 Unimplemented: Read as '0'

bit 1 TCS: Timerx Clock Source Select bit

1 = External clock from TxCK pin

0 = Internal clock (Fosc/2)

Unimplemented: Read as '0' bit 0

Note 1: TMRy is a Type C timer (y = 3, 5, 7 and 9).

Register 11-3: TxCON: Type C Timer Control Register (x = 3, 5, 7, 9)

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
TON ⁽²⁾	_	TSIDL ⁽¹⁾	_	_	_	_	_			
bit 15										

U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0
_	TGATE ⁽²⁾	TCKPS	<1:0> ⁽²⁾	_	_	TCS ⁽²⁾	_
bit 7							bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 15 **TON:** Timerx On bit⁽²⁾

1 = Starts 16-bit Timerx

0 = Stops 16-bit Timerx

bit 14 Unimplemented: Read as '0' bit 13 TSIDL: Stop in Idle Mode bit⁽¹⁾

1 = Discontinue timer operation when device enters Idle mode

0 = Continue timer operation in Idle mode

bit 12-7 Unimplemented: Read as '0'

bit 6 **TGATE:** Timerx Gated Time Accumulation Enable bit⁽²⁾

 $\frac{\text{When TCS} = 1:}{\text{This bit is ignored}}$ $\frac{\text{When TCS} = 0:}{\text{When TCS} = 0:}$

1 = Gated time accumulation enabled 0 = Gated time accumulation disabled

bit 5-4 TCKPS<1:0>: Timerx Input Clock Prescale Select bits⁽²⁾

11 = 1:256 prescale value 10 = 1:64 prescale value 01 = 1:8 prescale value 00 = 1:1 prescale value

bit 3-2 Unimplemented: Read as '0'

bit 1 TCS: Timerx Clock Source Select bit⁽²⁾

1 = External clock from TxCK pin 0 = Internal clock (Fosc/2)

Unimplemented: Read as '0'

Note 1: When 32-bit timer operation is enabled (T32 = 1) in the Type B Timer Control register (TxCON<3>), the TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.

2: These bits have no effect when the 32-bit timer operation is enabled (T32 = 1) in the Type B Timer Control register (TxCON<3>).

bit 0

11.4 MODES OF OPERATION

The Timer module can operate in one of the following modes:

- · Timer mode
- · Gated Timer mode
- · Synchronous Counter mode
- Asynchronous Counter mode (Type A timer only)

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous and Asynchronous Counter modes, the input clock is derived from the external clock input at the TxCK pin.

The Timer modes are determined by the following bits:

- TCS (TxCON<1>): Timer Clock Source Control bit
- TSYNC (TxCON<2>): Timer Synchronization Control bit (Type A timer only)
- TGATE (TxCON<6>): Timer Gate Control bit

Timer control bit settings for different operating modes are provided in Table 11-1, as follows:

Table 11-1: Timer Modes Configuration

		Bit Setting								
Mode	TCS	TGATE ⁽²⁾	TSYNC ⁽¹⁾							
Timer	0	0	х							
Gated Timer	0	1	х							
Synchronous Counter	1	х	1							
Asynchronous Counter ⁽³⁾	1	х	0							

- **Note 1:** TSYNC bit is available for Type A timer only and is ignored for both of the timer modes.
 - 2: TGATE bit is ignored for both the counter modes.
 - 3: Asynchronous Counter mode is supported by Type A timer only.

The input clock (FCY or TxCK) to all 16-bit timers has prescale options of 1:1, 1:8, 1:64 and 1:256. The clock prescaler is selected using the Timer Clock Prescaler bits (TCKPS) in the Timer Control register (TxCON<5:4>). The prescaler counter is cleared when any of the following occurs:

- A write to the Timer register (TMRx) or Timer Control register (TxCON)
- Clearing the Timer Enable bit (TON) in the Timer Control register (TxCON<15>)
- · Any device Reset

The Timer module is enabled or disabled using the TON bit (TxCON<15>).

11.4.1 Timer Mode

In Timer mode, the input clock to the timer is derived from the internal clock (FCY), divided by a programmable prescaler. When the timer is enabled, it increments by one on every rising edge of the input clock and generates an interrupt on a period match. Figure 11-4 illustrates the timer operation.

To configure Timer mode:

- Clear the TCS control bit (TxCON<1>) to select the internal clock source
- Clear the TGATE control bit (TxCON<6>) to disable Gated Timer mode operation

Setting the TSYNC bit (TxCON<2>) has no effect since the internal clock is always synchronized.

Note 1: The PRx register resets one timer clock period only after the TxIF bit is set.

2: The TxIF bit is set one instruction cycle after a period match.


Example 11-1 illustrates the code sequence to set up Timer1 in 16-bit Timer mode. This code generates an interrupt on every 10 instruction cycles.

Example 11-1: Initialization Code for 16-Bit Timer Mode

```
T1CONbits.TON = 0;
   T1CONbits.TCS = 0;
                             // Select internal instruction cycle clock
   T1CONbits.TGATE = 0;
                             // Disable Gated Timer mode
   T1CONbits.TCKPS = 0b00; // Select 1:1 Prescaler
   TMR1 = 0x00;
                             // Clear timer register
   PR1 = 9;
                             // Load the period value
   IPC0bits.T1IP = 0x01;
                             // Set Timerl Interrupt Priority Level
   IFSObits.T1IF = 0;
                             // Clear Timer1 Interrupt Flag
   IECObits.T1IE = 1;
                             // Enable Timer1 interrupt
   T1CONbits.TON = 1;
                             // Start Timer
/* Example code for Timer1 ISR */
void __attribute__((__interrupt__, no_auto_psv)) _TlInterrupt(void)
/* Interrupt Service Routine code goes here */
   IFSObits.T1IF = 0;
                             // Clear Timerl Interrupt Flag
```

Note: The timer counts PRx times for the first TxIF event and (PRx + 1) times for all subsequent TxIF events. For applications in which the asymmetry in interrupt timing is not acceptable, it is recommended to ignore the first TxIF event after enabling the timer.

Figure 11-4: Interrupt Timing for Timer Period Match



11.4.2 Gated Timer Mode

When the Timer module operates with the internal clock (TCS = 0), Gated Timer mode can be used to measure the duration of an external gate signal. In this mode, the timer increments by one on every rising edge of the input clock as long as the external gate signal at the TxCK pin is high. The timer interrupt is generated on the falling edge of the TxCK pin. Figure 11-5 illustrates Gated Timer mode operation.

To configure the Gated Timer mode:


- Set the TGATE control bit (TxCON<6>) to enable gated timer operation
- Clear the TCS control bit (TxCON<1>) to select the internal clock source

Setting the TSYNC bit (TxCON<2>) has no effect because the internal clock is always synchronized.

Example 11-2 illustrates the code sequence to measure the pulse-width (T1CK) in Gated Timer mode

Example 11-2: Initialization Code for 16-Bit Gated Timer Mode





11.4.3 Synchronous Counter Mode

In Synchronous Counter mode, the input clock to the timer is derived from the external clock input divided by a programmable prescaler. In this mode, the external clock input is synchronized with the internal device clock. When the timer is enabled, it increments by one on every rising edge of the input clock, and generates an interrupt on a period match.

To configure Synchronous Counter mode:

- Set the TSYNC control bit (TxCON<2>) for a Type A timer to enable clock synchronization. For a Type B or Type C timer, the external clock input is always synchronized.
- Set the TCS control bit (TxCON<1>) to select the external clock source.

A timer operating from a synchronized external clock source does not operate in Sleep mode, because the synchronization circuit is shut off during Sleep mode.

For Type C timers, it is necessary for the external clock input period to be high for at least 0.5 Tcy (and an additional input buffer delay of 20 ns), and low for at least 0.5 Tcy (and an additional input buffer delay of 20 ns) for proper synchronization.

The clock synchronization for a Type A and Type B timer is performed after the prescaler and the prescaler output changes on the rising edge of the input. Therefore, for a Type A and Type B timer, the external clock input period must be at least 0.5 TcY (and an additional input buffer delay of 20 ns) divided by the prescaler value.

However, the high and low time of the external clock input must not violate the minimum pulse-width requirement of 10 ns nominal (or 50 MHz nominal frequency).

- **Note 1:** For the external clock timing requirement in Synchronous Counter mode, refer to the "**Electrical Characteristics**" chapter of the specific device data sheet.
 - 2: Timers, when configured for the External Counter mode (TCS = 1), operate as follows: Type A and Type B timers start counting from the second rising edge, while Type C timers start counting from the first rising edge.
 - 3: The PRx register resets on the subsequent rising edge of the timer clock input.
 - 4: The TxIF bit is set one instruction cycle after a period match.

Example 11-3 illustrates the code sequence to set up the Timer1 module in Synchronous Counter mode. This code generates an interrupt after counting 1000 rising edges in the TxCK pin.

Example 11-3: Initialization Code for 16-Bit Synchronous Counter Mode

```
T1CONbits.TON = 0;
                             // Disable Timer
                             // Select external clock source
   T1CONDits.TSYNC = 1;
   T1CONbits.TCS = 1;
                            // Enable Synchronization
   T1CONbits.TCKPS = 0b00; // Select 1:1 Prescaler
                             // Clear timer register
   TMR1 = 0 \times 00;
   PR1 = 999;
                             // Load the period value
   IPC0bits.T1IP = 0x01;
                            // Set Timer1 Interrupt Priority Level
   IFSObits.T1IF = 0;
                             // Clear Timerl Interrupt Flag
   IECObits.T1IE = 1;
                             // Enable Timer1 interrupt
   T1CONbits.TON = 1;
                             // Start Timer
/* Example code for Timer1 ISR */
void __attribute__((__interrupt__, no_auto_psv)) _T1Interrupt(void)
/* Interrupt Service Routine code goes here */
   IFSObits.T1IF = 0;
                             // Clear Timer1 Interrupt Flag
```

Note: The timer counts PRx times for the first TxIF event and (PRx + 1) times for all subsequent TxIF events. For applications in which the asymmetry in interrupt timing is not acceptable, it is recommended to ignore the first TxIF event after enabling the timer.

11.4.4 Asynchronous Counter Mode (Type A Timer only)

A Type A timer has the ability to operate in an Asynchronous Counting mode. In Asynchronous Counter mode, the input clock to the timer is derived from the external clock input (TxCK) divided by a programmable prescaler. In this mode, the external clock input is not synchronized with the internal device clock. When enabled, the timer increments by one on every rising edge of the input clock and generates an interrupt on a period match.

To configure the Asynchronous Counter mode:

- Clear the TSYNC control bit (TxCON<2>) to disable clock synchronization
- Set the TCS control bit (TxCON<1>) to select the external clock source

In Asynchronous Counter mode:

- The timer can be clocked from the low-power 32 kHz secondary crystal oscillator for RTC applications by setting the Secondary Oscillator Enable bit (LPOSCEN) in the Oscillator Control register (OSCCON<1>). For further details, refer to Section 7. "Oscillator" (DS70186).
- The timer can operate during Sleep mode, if the external clock input is active or the secondary oscillator is enabled. The timer can generate an interrupt (if enabled) on a period register match to wake-up the processor from Sleep mode.
- The high and low time of the external clock input must not violate the minimum pulse-width requirement of 10 ns nominal (or 50 MHz nominal frequency).
 - **Note 1:** For the external clock timing requirement in Asynchronous Counter mode, refer to the "**Electrical Characteristics**" chapter of the specific device data sheet.
 - 2: The PRx register resets on the subsequent rising edge of the timer clock input.
 - 3: The TxIF bit is set one instruction cycle after a period match.

Example 11-4 illustrates the code sequence to set up the Timer1 module in Asynchronous Counter mode. This code generates an interrupt on every second when running on 32 kHz clock input.

Example 11-4: Initialization Code for 16-bit Asynchronous Counter Mode

Note: The timer counts PRx times for the first TxIF event and (PRx + 1) times for all subsequent TxIF events. For applications in which the asymmetry in interrupt timing is not acceptable, it is recommended to ignore the first TxIF event after enabling the timer.

11.5 TIMER INTERRUPTS

A timer interrupt is generated:

- On a period match for Timer mode or Synchronous/Asynchronous Counter mode (refer to Figure 11-4)
- On falling edge of the "gate" signal at the TxCK pin for Gated Timer mode (refer to Figure 11-5)

The Timer Interrupt Flag bit (TxIF) must be cleared in software.

A timer is enabled as a source of interrupt via the respective Timer Interrupt Enable bit (TxIE). The Interrupt Priority Level bits (TxIP<2:0>) must be written with a non-zero value for the timer to be a source of interrupt. For further details, refer to **Section 6. "Interrupts"** (DS70184).

Note: A special case occurs when the period register, PRx, is loaded with 0x0000 and the timer is enabled. No timer interrupts are generated for this configuration.

11.6 32-BIT TIMER CONFIGURATION

A 32-bit Timer module can be formed by combining Type B and Type C 16-bit timers. For 32-bit timer operation, the T32 control bit in the Type B Timer Control register (TxCON<3>) must be set. The Type C timer holds the most significant word (msw) and the Type B timer holds the least significant word (lsw) for 32-bit operation.

When configured for 32-bit operation, only the Type B Timer Control register bits are required for setup and control. With the exception of the TSIDL bit, all Type C Timer Control register bits are ignored. For more information, refer to 11.8.2 "Timer Operation in Idle Mode".

For interrupt control, the combined 32-bit timer uses the interrupt enable, interrupt flag, and interrupt priority control bits of the Type C timer. The interrupt control and status bits of the Type B timer are ignored during 32-bit timer operation.

Table 11-2 lists the Type B and Type C timers that can be combined to form a 32-bit timer.

Table 11-2: 32-bit Timer Combinations

Type B Timer (Isw)	Type C Timer (msw)
Timer2	Timer3
Timer4	Timer5
Timer6	Timer7
Timer8	Timer9

A block diagram representation of the 32-bit Timer module is shown in Figure 11-6. The 32-bit Timer module can operate in any of the following modes:

- Timer
- · Gated Timer
- Synchronous Counter

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous Counter mode, the input clock is derived from the Type B timer external clock input at the TxCK pin.

The 32-bit Timer modes are determined by the following bits in the Type B Timer Control registers:

- TCS (TxCON<1>): Timer Clock Source control bit
- TGATE (TxCON<6>): Timer Gate control bit

Timer control bit settings for different operating modes are provided in Table 11-3.

Table 11-3: Timer Mode Configuration

Mode	Bit Setting							
Mode	TCS	TGATE						
Timer	0	0						
Gated Timer	0	1						
Synchronous Counter	1	x						

- **Note 1:** Type B and Type C timers do not support the Asynchronous External Clock mode; therefore, 32-bit Asynchronous Counter mode is not supported.
 - 2: The PRx register resets on the subsequent rising edge of the timer clock input.
 - 3: The TxIF bit is set one instruction cycle after a period match.

The input clock (FCY or TxCK) to all 32-bit timers has prescale options of 1:1, 1:8, 1:64 and 1:256. The clock prescaler is selected using the Timer Clock Prescaler bits (TCKPS<1:0>) in the Type B Timer Control register (TxCON<5:4>). The prescaler counter is cleared when any of the following occurs:

- A write to the Type B Timer register (TMRx) or Type B Timer Control register (TxCON)
- Clearing the Timer Enable bit (TON) in the Type B Timer Control register (TxCON<15>)
- · Any device Reset

The 32-bit Timer module is enabled or disabled using the TON bit in the Type B Timer Control registers (TxCON<15>).


For 32-bit read/write operations to be synchronized between the lsw and msw of the 32-bit timer, additional control logic and holding registers are used (refer to Figure 11-6). Each Type C timer has a register called TMRyHLD, which is used when reading or writing the timer register pair. The TMRyHLD registers are used only when the respective timers are configured for 32-bit operation.

Assuming TMR3:TMR2 form a 32-bit timer pair, the user application must first read the lsw of the timer value from the TMR2 register. The read of the lsw automatically transfers the contents of TMR3 into the TMR3HLD register. The user application can then read TMR3HLD to get the msw of the timer value.

To write a value to the TMR3:TMR2 register pair, the user application must first write the msw to the TMR3HLD register. When the lsw of the timer value is written to TMR2, the contents of TMR3HLD is automatically transferred to the TMR3 register.

The code for accessing the 32-bit timer is shown in Example 11-5.

Example 11-5: 32-Bit Timer Access



11.7 32-BIT TIMER MODES OF OPERATION

11.7.1 Timer Mode

The 32-bit timer operates similarly to a 16-bit timer in Timer mode. Example 11-6 illustrates the code sequence to set up Timer2 and Timer3 in 32-bit Timer mode.

Example 11-6: Initialization Code for 32-Bit Timer Mode

```
T3CONbits.TON = 0; // Stop any 16-bit Timer3 operation
   T2CONbits.TON = 0; // Stop any 16/32-bit Timer3 operation
T2CONbits.T32 = 1; // Enable 32-bit Timer mode
T2CONbits.TCS = 0; // Select internal instruction cycle clock
T2CONbits.TGATE = 0; // Disable Gated Timer mode
    T2CONbits.TCKPS = 0b00; // Select 1:1 Prescaler
    TMR3 = 0x00;
                                 // Clear 32-bit Timer (msw)
    TMR2 = 0x00;
                                 // Clear 32-bit Timer (lsw)
                                 // Load 32-bit period value (msw)
    PR3 = 0x0002;
    PR2 = 0x0000;
                                  // Load 32-bit period value (lsw)
    IPC2bits.T3IP = 0x01;
IFS2bits.T3IF = 0;
                                 // Set Timer3 Interrupt Priority Level
                                  // Clear Timer3 Interrupt Flag
                                 // Enable Timer3 interrupt
    IECObits.T3IE = 1;
    T2CONbits.TON = 1;
                                  // Start 32-bit Timer
/* Example code for Timer3 ISR */
void __attribute__((__interrupt__, no_auto_psv)) _T3Interrupt(void)
/* Interrupt Service Routine code goes here */
    IFSObits.T3IF = 0;
                                 // Clear Timer3 Interrupt Flag
```

11.7.2 Gated Timer Mode

The 32-bit timer operates similarly to a 16-bit timer in Gated Timer mode. Example 11-7 illustrates the code sequence to set up Timer2 and Timer3 in 32-bit Gated Timer mode.

Example 11-7: Initialization Code for 32-Bit Gated Timer Mode

```
T3CONbits.TON = 0; // Stop any 16-bit Timer3 operation
   T2CONbits.TON = 0;
                            // Stop any 16/32-bit Timer3 operation
                            // Enable 32-bit Timer mode
   T2CONbits.T32 = 1;
   TZCONbits.TCS = 0; // Select internal instruction cycle clock
T2CONbits.TGATE = 1; // Enable Gated Timos media
   T2CONbits.TGATE = 1;  // Enable Gated Timer mode T2CONbits.TCKPS = 0b00;  // Select 1:1 Prescaler
   TMR3 = 0 \times 00;
                             // Clear 32-bit Timer (msw)
                            // Clear 32-bit Timer (lsw)
   TMR2 = 0x00;
   PR3 = 0x0002;
                            // Load 32-bit period value (msw)
   PR3 = 0x0000;
                            // Load 32-bit period value (lsw)
   IPC2bits.T3IP = 0x01;  // Set Timer3 Interrupt Priority Level
   IECObits.T3IE = 1;
                             // Enable Timer3 interrupt
   T2CONbits.TON = 1;
                             // Start 32-bit Timer
/* Example code for Timer3 ISR */
void __attribute__((__interrupt__, no_auto_psv)) _T3Interrupt(void)
/* Interrupt Service Routine code goes here */
   IFSObits.T3IF = 0;
                             // Clear Timer3 Interrupt Flag
```

11.7.3 Synchronous Counter Mode

The 32-bit timer operates similarly to a 16-bit timer in Synchronous Counter mode. Example 11-8 illustrates the code sequence to set up Timer2 and Timer3 in 32-bit Synchronous Counter mode.

Example 11-8: Initialization Code for 32-Bit Synchronous Counter Mode

```
T3CONbits.TON = 0; // Stop any 16-bit Timer3 operation
T2CONbits.TON = 0; // Stop any 16/32-bit Timer3 operation
T2CONbits.T32 = 1; // Enable 32-bit Timer mode
T2CONbits.TCS = 1; // Select External clock
   T2CONbits.TCKPS = 0b00; // Select 1:1 Prescaler
   TMR3 = 0x00; // Clear 32-bit Timer (msw)
                              // Clear 32-bit Timer (lsw)
   TMR2 = 0x00;
                              // Load 32-bit period value (msw)
   PR3 = 0x0002;
   PR2 = 0x0000;
                               // Load 32-bit period value (lsw)
   T2CONbits.TON = 1;
                              // Start 32-bit Timer
/* Example code for Timer3 ISR */
void __attribute__((__interrupt__, no_auto_psv)) _T3Interrupt(void)
/* Interrupt Service Routine code goes here */
   IFSObits.T3IF = 0;
                              // Clear Timer3 Interrupt Flag
```

11.8 TIMER OPERATION IN POWER-SAVING MODES

11.8.1 Timer Operation in Sleep Mode

When the device enters Sleep mode, the system clock is disabled. If the Timer module is running on the internal clock source (FCY), it is disabled as well.

A Type A timer is different from the other timers because it can operate asynchronously from the system clock source. Because of this distinction, the Type A timer can continue to operate during Sleep mode. To operate in Sleep mode, the Type A timer must be configured as follows:

- Clear the TSYNC control bit (TxCON<2>) to disable clock synchronization
- Set the TCS control bit (TxCON<1>) to select external clock source
- Enable the secondary oscillator, if the external clock input (TxCK) is not active

Note: The secondary oscillator is enabled by setting the Secondary Oscillator Enable bit (LPOSCEN) in the Oscillator Control register (OSCCON<1>). For further details, refer to **Section 7. "Oscillator"** (DS70186). The 32 kHz watch crystal must be connected to the SOSCO/SOSCI device pins.

When all of these conditions are met, the timer continues to count and detect period matches while the device is in Sleep mode. When a match between the timer and the period register occurs, the TxIF bit is set. The timer interrupt is generated, if the timer interrupt is enabled (TxIE = 1).

The timer interrupt wakes up the device from Sleep, and the following events occur:

- If the assigned priority level for the interrupt is less than, or equal to the current CPU
 priority, the device wakes up and continues code execution from the instruction following
 the PWRSAV instruction that initiated Sleep mode.
- If the assigned priority level for the interrupt source is greater than the current CPU priority, the device wakes up and the CPU exception process begins. Code execution continues from the first instruction of the timer Interrupt Service Routine (ISR).

For further details, refer to Section 9. "Watchdog Timer and Power-Saving Modes" (DS70196).

11.8.2 Timer Operation in Idle Mode

When the device enters Idle mode, the system clock sources remain functional and the CPU stops executing code. The Timer Stop-in Idle bit (TSIDL) in the Timer Control register (TxCON<13>) determines whether the module stops in Idle mode or continues to operate in Idle mode.

- If TSIDL = 0, the timer continues to operate in Idle mode providing full functionality. For 32-bit timer operation, the TSIDL bit (TxCON<13>) must be cleared in Type B and Type C Timer Control registers for a timer to operate in Idle mode.
- If TSIDL = 1, the timer performs the same functions when stopped in Idle mode as in Sleep mode (refer to 11.8.1 "Timer Operation in Sleep Mode").

11.9 PERIPHERALS USING TIMER MODULES

11.9.1 Time Base for Input Capture and Output Compare

The input capture and output compare peripherals can select Timer2 or Timer3 as the time base. For further details, refer to **Section 12. "Input Capture"** (DS70198), **Section 13. "Output Compare"** (DS70209) and the specific device data sheet.

11.9.2 A/D Special Event Trigger

On each device variant, one Type C timer has the capability to generate a special A/D conversion trigger signal on a period match, in both 16- and 32-bit modes. The Timer module provides a conversion start signal to the A/D sampling logic.

- If T32 = 0, when a match occurs between the 16-bit timer register (TMRx) and the respective 16-bit period register (PRx), the A/D Special Event Trigger signal is generated
- If T32 = 1, when a match occurs between the 32-bit timer (TMRx:TMRy) and the 32-bit respective combined period register (PRx:PRy), the A/D Special Event Trigger signal is generated

The Special Event Trigger signal is always generated by the timer. The trigger source must be selected in the A/D Converter control registers. For additional information, refer to **Section 16. "Analog-to-Digital Converter (ADC)"** (DS70183) and the specific device data sheet.

11.9.3 Timer as an External Interrupt Pin

The external clock input pin for each timer can be used as an additional interrupt pin. To provide the interrupt, the timer period register, PRx, is written with a non-zero value and the TMRx register is initialized to a value of one less than the value written to the period register. The timer must be configured for a 1:1 clock prescaler. An interrupt is generated when the next rising edge of the external clock signal is detected.

11.9.4 I/O Pin Control

When a Timer module is enabled and configured for external clock or gate operation, the user application must ensure the I/O pin direction is configured for an input. Enabling the Timer module does not configure the pin direction.

DS70205C-page 11-23

11.10 REGISTER MAP

A summary of the Special Function Registers (SFRs) associated with the dsPIC33F/PIC24H Timer module is provided in Table 11-4.

Table 11-4: Timer Register Map

SFR Name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1								Timer1	Register								xxxx
PR1								Period F	Register 1								FFFF
T1CON	TON — TSIDL — — — — TGATE TCKPS<1:0> — TSYNC TCS —												0000				
TMR2	Timer2 Register												xxxx				
TMR3HLD	Timer3 Holding Register (for 32-bit timer operations only)												xxxx				
TMR3								Timer3	Register								xxxx
PR2								Period F	Register 2								FFFF
PR3								Period F	Register 3								FFFF
T2CON	TON	_	TSIDL	_	_	-	_	_	_	TGATE	TCKPS	S<1:0>	T32	_	TCS	_	0000
T3CON	TON	_	TSIDL	_	_	-	_	_	_	TGATE	TCKPS	S<1:0>	_	_	TCS	_	0000
TMR4								Timer4	Register								xxxx
TMR5HLD	Timer5 Holding Register (for 32-bit operations only)											xxxx					
TMR5	Timer5 Register											xxxx					
PR4								Period F	Register 4								FFFF
PR5								Period F	Register 5								FFFF
T4CON	TON	_	TSIDL	_	_	-	_	_	_	TGATE	TCKPS	S<1:0>	T32	_	TCS	_	0000
T5CON	TON		TSIDL	_	_	_	_	_	_	TGATE	TCKPS	S<1:0>	_	_	TCS	_	0000
TMR6								Timer6	Register								xxxx
TMR7HLD							Timer7 Hold	ling Register	(for 32-bit op	erations only)						xxxx
TMR7								Timer7	Register								xxxx
PR6								Period F	Register 6								FFFF
PR7								Period F	Register 7								FFFF
T6CON	TON		TSIDL	_	_	_	_	_	_	TGATE	TCKPS	S<1:0>	T32	_	TCS	_	0000
T7CON	TON		TSIDL	_	_	_	_	_	_	TGATE	TCKPS	S<1:0>	_	_	TCS	_	0000
TMR8								Timer8	Register								xxxx
TMR9HLD							Timer9 Hold	ling Register	(for 32-bit op	erations only)						xxxx
TMR9								Timer9	Register								xxxx
PR8								Period F	Register 8								FFFF
PR9								Period F	Register 9								FFFF
T8CON	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKPS	S<1:0>	T32	_	TCS	_	0000
T9CON	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKPS	S<1:0>	_	_	TCS	_	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

dsPIC33F/PIC24H Family Reference Manual

11.11 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the dsPIC33F/PIC24H device family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the Timer modules are:

Title Application Note #

Using Timer1 in Asynchronous Clock Mode

AN580

Note: For additional application notes and code examples for the dsPIC33F/PIC24H device family, visit the Microchip web site (www.microchip.com).

11.12 REVISION HISTORY

Revision A (April 2007)

This is the initial released revision of this document.

Revision B (April 2008)

This revision incorporates the following updates:

- · Notes:
 - Added a note in 11.4.3 "Synchronous Counter Mode", which provides information on timer operation when configured for External Counter mode (TCS = 1)
 - Corrected Note 2 in Figure 11-6. TMR5:TMR2 is changed to TMR5:TMR4
- Additional minor corrections such as language and formatting updates are incorporated throughout the document.

Revision C (January 2010)

This revision incorporates the following updates:

- Renamed the Family Reference Manual name from dsPIC33F to dsPIC33F/PIC24H
- · All references to dsPIC33F in the document are updated to dsPIC33F/PIC24H
- Changed all instances of __shadow__ to no_auto_psv in the code examples
- Added latch block to Figure 11-1, Figure 11-2, Figure 11-3 and Figure 11-6
- · Notes:
 - Added a shaded note at the beginning of the section, which provides information on complimentary documentation
 - Added the following note in 11.4.1 "Timer Mode":
 - The PRx register resets one timer clock period only after the TxIF bit is set
 - Added the following note in 11.4.3 "Synchronous Counter Mode" and 11.4.4 "Asynchronous Counter Mode (Type A Timer only)":
 - The PRx register resets on the subsequent rising edge of the timer clock input
 - Added the following notes in 11.4.1 "Timer Mode", 11.4.3 "Synchronous Counter Mode", and 11.4.4 "Asynchronous Counter Mode (Type A Timer only)":
 - The TxIF bit is set one instruction cycle after a period match.
 - The timer counts PRx times for the first TxIF event and (PRx + 1) times for all subsequent TxIF events. For applications in which the asymmetry in interrupt timing is not acceptable, it is recommended to ignore the first TxIF event after enabling the timer.
- Removed Table 11-5: Interrupt Control Register Map
- Additional minor corrections such as language and formatting updates are incorporated throughout the document

dsPIC33F/PIC24H Family Reference Manual NOTES: