# SynthWorks 4 6 1

VHDL Training Experts

# VHDL Quick Reference

### 1. VHDL Designs

architecture. Each block is coded in a separate file block in the design is created with an entity and A design is partitioned in to a modular blocks. Each

contains: RTL, structural, or testbench. architecture name typically indicates the type of code it architecture statement repeats the entity name, so the Each entity and architecture is compiled into a library Entity names within a library must be unique. The

## 2. Entity = IO of a Design

```
end MuxReg;
                                                                                                                                                                                                                        use ieee.std_logic_1164.all;
                                                                                                                                                                                                                                                 library ieee;
                                                                                                                                                                                        entity MuxReg is
                                      A: In std_logic_vector(7 downto 0);
B: In std_logic_vector(7 downto 0);
Y: Out std_logic_vector(7 downto 0)
                                                                                                                   Sel
                                                                                                                   : In std_logic;
                                                                                                                                           : In std_logic;
```

# RTL Architecture = Implementation

contains assignments and process statements. RTL code creates hardware and/or logic. RTL code

```
architecture RTL of MuxReg is
signal Mux:
                      -- Declarations
```

std\_logic\_vector(7 downto 0);

```
end RTL;
                            end process ;
                                                                                                  begin
                                                                                                                 RegisterProc : process (Clk)
                                                                                                                                                 Mux <= A when (Sel = '0') else
                                                                                                                                                                    -- Code
                                              end if;
                                                                               if rising_edge(Clk) then
                                                                Y <= Mux;
```

http://www.SynthWorks.com jim@SynthWorks.com

# 4. Structural Architecture = Connectivity

Structural code has three pieces: component Structural code connects lower levels of a design. declarations, signal declarations, and component instances (creates the connectivity).

```
architecture Structural of MuxReg
                                    component Reg8
                                                                                                                                                           port (
                                                                                                                                                                         component Mux8x2
                   port (
                                                                end component;

    Component Declarations

 KT,
                                                                                                                  Sel : In std_logic; IO, I1 : In unsigned(7)
                                                                                                 : Out unsigned(7 downto
: In std_logic ;
                                                                                                    unsigned(7 downto 0);
unsigned(7 downto 0)
```

```
end Structural;
                                       Reg8_1 : Reg8
                                                                                                                                                                                                                                                                signal Mux : unsigned(7 downto 0);
                                                          -- Positional Association
                                                                                                                                                                                                                                                                             -- Signal Declarations
                                                                                                                                                                                                                                                                                                      end component;
                                                                                                                                                                                  Mux8x2_1

    Named Association

                                                                                                                                                                                                                 -- Component Instantiations
                        port map (Clk, Mux, Y);
                                                                                                                                                                  port map (
                                                                                                                                                Sel => Sel,
                                                                                                                 디디
                                                                                                                 => A,
                                                                                                => Mux
                                                                                                                                                                                 : Mux8x2
                                                                                                                                                                                                                                                                                                                                    : In unsigned(7 downto 0);
: Out unsigned(7 downto 0)
```

### Common Packages

* package std.standard is implicitly referenced	VHDL-2008 adds packages for fixed and floating point.	use ieee.std_logic_textio.all;	use std.textio.all;	use ieee.std_logic_unsigned.all;	use ieee.std_logic_arith.all;	use ieee.numeric_std_unsigned.all; nsu	use ieee.numeric_std.all;	ieee.std_logic_1164.all;	use std.standard.all; *	Usage	(
		1	textio	slu	sla	nsu	ns	1164	std	Abbr.	
	ting point.	Shareware	IEEE	Shareware	Shareware	IEEE	IEEE	EEE	IEEE	Source	

# 6. Common Synthesizable Types

```
natural / int0+
                           integer / int
                                             boolean / boo
                                                       unsigned / uv
                                                                       signed / sv
                                                                                    std_logic_vector / slv
                                                                                                    std_logic/sl
                                                                                                                Type / Abbreviation
                (False, True)
-(2<sup>31</sup> - 1) to 2<sup>31</sup> - 1
0 to 2<sup>31</sup> - 1
                                                                                    array of std_logic
                                                                      array of std_logic
                                                        array of std_logic
                                                                                                   UX01ZWLH
access string
                                                                                                    Package
1164
                                                        ns, sla
ns, sla
                std
std
                                                                                       1164
```

Enumerated type StateType is (S0, S1, S2, S3);

### 7. Assigning Values

```
M_int <= 16#F# ; -- base literal (16 = base)
N_bool <= TRUE ;
                                                L_int
                                                                        E_slv <= (others => '1') ; -- aggregate
                                                                                              C_slv <= X"F";
                                                                                                                      B_slv <= "1111" ; -- string literal
                                                                                                                                              A_sl <= '1';
                                                 <= 15 ;

    universal integer

    boolean only true or false

                                                                                                -- hex. 4 bits per character

    Character literal
```

### VHDL Operators

```
Logic
Comp
Shift
*, /, mod, rem
**, abs, not, <u>and, or, nand, nor, xor, xnor</u>
                                                                             sll, srl, sla, sra, rol, ror
                                                                                                   =, /=, <, <=, >, >=
                                                                                                                    and, or, nand, nor, xor, xnor
```

items are VHDL-2008. Precedence increases from logic to misc. Underlined

## 9. Concurrent Statements

Concurrent statements are coded in the architecture.

### 9.1 Signal Assignments

one delta cycle later. Expression is evaluated immediately. Value is assigned

# 9.2 Simple Assignment =logic and/or wires

```
YL <= A(6 downto 0) & '0'; -Shift Lt YR <= '0' & A(7 downto 1); -Shift Rt
                                                                                            Sel <= SelA and SelB;
SR <= SI_sl & A(7 downto 1); -Shift In
                                                                                                                           <= AddReg ;
```

## 9.3 Conditional Assignment

```
ZeroDet <= '1' when Cnt = 0 else '0';
                                                                               A when (Sel1 = '1' \text{ and } Sel2 = '1')
                                                  else B or C ;
```

the if statement. The conditional expression must be boolean. Also see

## 9.4 Selected Assignment

See case statement for rules.

"10", "11", "01", ,"00" with MuxSel select when when when when Mux41 <= A B C D

# 9.5 Process = Container of Sequential Code

following the sensitivity list is optional.

Mux : process (MuxSel, A, B, C, D) is '.X. => case MuxSel is others end process ; "11" **.**00. "01" "10" end case; when when when when when begin

## 10. Sequential Statements

Sel <= Sell and Sel2; <= AddReg; 2

Note: VHDL-2008 allows conditional and selected assignments in sequential statements.

MuxSel := S1 & S0 ;

### 10.3 IF Statement

elsif (in2 = '1' and in3 = '1') then elsif (in4 and in5) <= '1' ; NextState <= S1; NextState <= S4 ; NextState <= S2; NextState <= S3 ; Out1

conditional expression must be boolean. With VHDLassignments per branch. Prior to VHDL-2008, the An IF statement can have one or more signal

http://www.SynthWorks.com jim@SynthWorks.com

others ; when

Combinational logic requires all inputs (signals read in Must have either a sensitivity list or wait statement. the process) to be on the sensitivity list. The "is"

Contained in processes and subprograms.

### 10.1 Signal Assignment

## 10.2 Variable Assignment

Expression is evaluated and assigned immediately

if (in1 = '1') then

2008 it may also be bit or std\_ulogic (std\_logic).

10.4 Case Statement

std\_logic\_vector(1 downto 0); â Mux : process (S1, S0, A, B, C, B | | ນ ໄ II MuxSel := S1 & S0 variable MuxSel when others case MuxSel "11" end process ; "01" "10" # 00 # end case; when when when when pegin

required if all conditions are not covered. Since std\_logic A case statement can have zero or more assignments per target. The others choice must be last and is has 9 value, others is almost always required for std logic and std\_logic\_vector,

The case expression must have locally static type. Prior to VHDL-2008, this typically means use either a signal or variable name or a slice of a signal or variable.

Regular case statement does not use '-' as don't care.

# 10.5 Asynchronous Reset Flip-Flop

Asynchronous reset is specified before the clock. Clock and reset must be on the sensitivity list.

RegProc : process ( Clk, nReset) elsif rising\_edge(Clk) then if (nReset = '0') then if LoadEn = 11 then AReg <= '0'; AReg <= A ; BReg <= B; BReg <= '0'; end process ; end if ; end if ;

### Synchronous reset is specified after the clock. Only 10.6 Synchronous Reset Flip-Flop

clock must be on the sensitivity list.

AReg <= '0'; elsif LoadEn = '1' then if rising\_edge(Clk) then if (nReset = '0') then RegProc : process (Clk) AReg <= A; end process ; end if ; begin

### 10.7 For Loop

0 to 7 loop  $RevA(7 - i) \le A(i)$ ; RevAProc : process(A) end process ; for i in end loop ; begin

be declared. For synthesis, loop index must be integer. Loop index can be any identifier and does not need to

### 10.8 Creating Clock

Clk1 <= not Clk1 after 10 ns; wait for 10 ns; ClkProc : process wait for 10 ns Clk2 <= '1'; Clk2 <= '0' and process ; begin

Do not change the clock style of an existing testbench.

## 10,9 Wait Until and after

Wait stops a process for at least a delta cycle. Wait until Clk = '1' finds the next rising edge of clock and is used extensively in testbenches.

Signal assignments using "after" always project a value on a signal. "After" never causes a process to stop.

report "Test Done" severity failure; Addr <= "000" after tpd\_Clk\_Addr; Addr <= "001" after tpd\_Clk\_Addr; wait for tperiod\_clk \* 5; TestProc : process begin wait until Clk = '1'; wait until Clk = '1'; -- and so on -end process ;

### 10.10 VHDL-2008

std logic and bit in a conditional expression (if, while, signals and variables in a sequential code and more. See SynthWorks' website for papers on VHDL-2008. VHDL-2008 simplifies case statement rules, allows ...), allows selected and conditional assignment for Let your vendors know you want these updates.

entire document in whole permitted. All other rights reserved. @ 1999 – 2014 by SynthWorks Design Inc. Reproduction of

# SynthWorks Design Inc.

http://www.SynthWorks.com jim@synthworks.com VHDL Hardware Synthesis and Verification Training 11898 SW 128th Ave. Tigard OR 97223 (800)-505-8435

Rev 1404 © 2000 - 2014 by SynthWorks Design Inc.