Chapter 4 19-20 Solution

Question	Ar	Answer					
5(a)	1 mark for two correct ticks, 2 marks for three correct ticks						
	Task	First pass	Second pass				
	Creation of symbol table	✓					
	Expansion of macros	✓					
	Generation of object code		✓				
	Removal of comments	✓					
5(b)	 1 mark per bullet point to max 2 Data movement Input and output of data Arithmetic operations Jump instructions Compare instructions 			2			
5(c)	 1 mark per bullet point Storing 0 in 300 (line 21) Loading 65 (line 28) Outputting A (line 29) Loading 0 (line 30), incrementing (line 32) Incrementing IX (line 33) Loading 67 (line 24) and adding Outputting d (line 26) Loading 1 (line 30), incrementing and incrementing IX (line 33) 	33 (line (25)	·	8			

© UCLES 2019 Page 7 of 9

Instruction			Memory address						IV.	
address	ACC	100	101	102	103	104	300	301	IX	OUTPUT
		65	67	69	69	68		33	0	
20	0									
21							0			
22										
23										
28	65									
29										А
30	0									
31	1									
32							1			
33									1	
34										
35										
22										
24	67									
25	100									
26										d
27										
30	1									
31	2									
32							2			
33									2	
34										
36										

© UCLES 2019 Page 8 of 9

Question	Answer	Marks
3(a)	1 mark for each error and correction	3
	 Line 02 should be +1 not -1 // PC ← [PC] + 1 Line 03 should be double brackets around MAR // MDR ← [[MAR]] Line 04 should be MDR not MAR // CIR ← [MDR] 	
3(b)	 1 mark for each group to max. 2 Data movement Arithmetic operations (Unconditional and conditional) jump instructions Compare instructions Modes of addressing 	2
3(c)	 Storing 0 in 401 (line 51) Loading memory location 300, value 2 to ACC (line 52) Adding 64 to ACC to give 66 (line 55) Outputting B (line 56) Load 0 (line 57), increment ACC (line 58) and store 1 in 401 (line 59) Incrementing IX (line 60) Loading 5 (line 52), adding 64 (line 55), outputting E (line 56) loading 1 (line 57), incrementing ACC (line 58), storing 2 in 401 (line 59) and incrementing IX (line 60) Load 0 (line 52) and end 	8

© UCLES 2019 Page 5 of 11

Instruction	4.00		Memory address			1)/	OUTDUT			
address	ACC	300	301	302	303	400	401	IX	OUTPUT	
		2	5	0	4	64		0		
50	0									
51							0			[1]
52	2									[1]
53										
54										
55	66									[1]
56									В	[1]
57	0]
58	1									[1]
59							1			
60								1		[1]
61										1
52	5									
53										
54										
55	69									
56									E	[1]
57	1									
58	2									
59							2			
60								2		
61										ľ
52	0])
53										
54										[1]
62										J

© UCLES 2019 Page 6 of 11

Question	Answer	Marks
3(d)(i)	1 mark for correct answer	1
	0100 0001	
3(d)(ii)	1 mark for correct answer	1
	41	
3(d)(iii)	1 mark for correct answer	1
	0044	

© UCLES 2019 Page 7 of 11

Question		Answer					
4(a)	1 mark per	nark per bullet					
		LEIN 7000 The (denary) hambel out to loaded (into the register)					
4(b)	1 mark for b	mark for JPN correct mark for both of ADD and DEC correct mark for LDR correct					
		Description	Jump instruction	Arithmetic operation	Data movement		
	LDR #3	Load the number 3 to the Index Register			✓		
	ADD #2	Add 2 to the Accumulator		√			
	JPN 22	Move to the instruction at address 22	✓				
	DEC ACC	Subtract 1 from the Accumulator		√			

© UCLES 2019 Page 7 of 10

Question	Answer	Marks
4(c)(i)	1 mark for hardware interrupt 1 mark for software interrupt	2
	For example:	
	Hardware interrupt Printer out of paper No CD in drive	
	Software interrupt	
4(c)(ii)	1 mark per bullet to max 5	5
	 At the start / end of each fetch-execute cycle the processor checks for interrupt(s) Check if an interrupt flag is set // Check if bit set in interrupt register Processor identifies source of interrupt Processor checks priority of interrupt If interrupt priority is high enough // Lower priority interrupts are disabled Processor saves current contents of registers // saves current job on stack Processor calls interrupt handler / Interrupt Service Routine (ISR) Address of ISR is loaded into Program Counter (PC) When servicing of interrupt complete, processor restores registers // job from stack is restored Lower priority interrupts are re-enabled Processor continues with next F–E cycle 	

© UCLES 2019 Page 8 of 10

Question		Answer	Marks
7	1 mark for each	correct addressing mode	5
	Addressing mode	Description	
	Relative	Form the address by adding the given number to a base address. Load the contents of the calculated address to the Accumulator (ACC).	
	Indirect	Load the contents of the address held at the given address to ACC.	
	Direct	Load the contents of the given address to ACC.	
	Indexed	Form the address from the given address + the contents of the Index Register. Load the contents of the calculated address to ACC.	
	Immediate	Load the given value directly to ACC.	

© UCLES 2019 Page 9 of 9

Question	Ar	swer	Marks			
1(a)	1 mark for each correct line Register	Description	4			
	Current Instruction Register	Stores the data that has just been read from memory, or is about to be written to memory				
	Memory Address Register	Stores the instruction that is being decoded and executed				
	Program Counter	Stores the address of the input device from which the processor accesses the instruction				
	Memory Data	Stores the address of the next instruction to be read				
	Register	Stores the address of the memory location about to be written to or read from				
1(b)(i)	 1 mark for naming, 1 mark for purpose for each bus Data bus Carries data between the processor and memory / carries data that is currently being processed. Control bus Transmits signals between the control unit and the other components 					
1(b)(ii)	•	directly addressed memory locations // essable memory locations from 2 ¹⁶ to2 ³²	1			
1(c)	1 mark for each correctly inserted ter	m	3			
	A macro is a sequence of instructions that are given an identifier. These instructions may need to be executed several times.					
	A directive is an instruction that tells the assembler to do something. It is not a program instruction.					
	The processor's instruction set can be groups is data movement // input ar jump instructions // compare instru					

© UCLES 2019 Page 3 of 8

Question	Answer	Marks
5(a)	1 mark for one letter in the correct place, 2 marks for all three correct	2
	2 B 4 A 5 C	
5(b)(i)	11000010	1
5(b)(ii)	CD	1
5(b)(iii)	1 mark per bullet point to max 2	2
	 The maximum range for an 8-bit two's complement binary number is −128 to +127 200 is outside of the maximum range 	

© UCLES 2020 Page 5 of 9

Question				,	Answe	r
5(c)	1 mark for each	ch highli	ighted s	section	block	
	Instruction	400	М	emory	addre	ss
	address	ACC	100	101	102	103
			1	2	3	0
	20	0				
	21					
	22					
	23	1				
	24	3				
	25		3			
	26	0				
	27	1				
	28					1
	29					
	20	1				
	21					
	22					
	23	3				
	24	5				
	25		5			
	26	1				
	27	2				
	28					2
	29					
	20	2				
	21					
	22					
	30					


© UCLES 2020 Page 6 of 9

E	

Question	Answer					
6(a)(i)	1 mark for each correct answer	3				
	A: The number 193					
	3: The data in memory location 193					
	C: The data in the memory location found by adding the contents of the IX to 193					
6(a)(ii)	1 mark each correct answer	2				
	IndirectRelative					

© UCLES 2020 Page 7 of 10

Question	Answer	Marks
6(b)	1 mark for correctly naming register, 1 mark for appropriate role	4
	 Program counter // PC Stores the address of the next instruction to be fetched 	
	 Memory address register // MAR Stores the address where data/instruction is to be read from or saved to 	
	 Memory data register // MDR Stores data that is about to be written to memory // Stores data that has just been read from memory 	
	 Current instruction register // CIR Stores the instruction that is currently being decoded/executed 	



© UCLES 2020 Page 8 of 10

Question	Answer					
4(a)	1 mark for tick in correct position		1			
	Statement	Tick (✓)				
	Memory location 204 contains 400					
	Memory location 204 contains 41					
	Memory location 204 contains 231					
	Memory location 204 contains 29	✓				
4(b)	1 mark for tick in correct position		1			
	Statement	Tick (✓)				
	Memory location 120 contains 135					
	Memory location 120 contains 118	✓				
	Memory location 120 contains 0					
	Memory location 120 contains 16					
4(c)	1 mark for tick in correct position		1			
	Statement	Tick (✓)				
	Memory location 205 contains 607					
	Memory location 205 contains 601					
	Memory location 205 contains 603					
	Memory location 205 contains 606	✓				
4(d)	1 mark per correct mode		2			
	IndexedRelative					

© UCLES 2020 Page 7 of 10

Question	Answer								
4(e)	1 mark for correct ticks in pairs of rows (shaded)								
	Assembly language instruction	Arithmetic	Data movement	Jump instruction	Input and output of data				
	STO 120		✓						
	JPE 200			✓					
	ADD 3	√							
	LDD 20		√						
	INC ACC	√							
	OUT				✓				

© UCLES 2020 Page 8 of 10

Question	Answer	Marks
3(a)	1 mark for each correct term	6
	Stored Memory Fetches Decodes Executes Registers	
	The Von Neumann model uses the stored program concept.	
	The program is a series of instructions that are saved in memory .	
	The processor fetches each instruction, decodes it and then executes it.	
	The processor uses several registers to store the data and instructions from the program because they can be accessed faster than main memory.	

© UCLES 2020 Page 4 of 11

Question					Answ	er	Marks
3(b)(i)	1 mark for each	ch set o	f shad	ed row	/S		5
	Instruction	ACC			dress	Output	
	address	ddress	80	81	82	2 3 4 3 1	
			10	2	0		
	50	10					
	51	20					
	52		20				
	53	0					
	54	1					
	55				1		
	56						
	57						
	50	20					
	51	40					
	52		40				
	53	1					
	54	2					
	55				2		
	56						
	57						
	58	40					
	59					(
	60						

© UCLES 2020 Page 5 of 11

Question	Answer										
3(b)(ii)	1 mark for each correct column.										
	In atmostice Course	Assembly	Assembly language instruction								
	Instruction Group	STO 80	JPN 50	INC ACC							
	Input and output of data										
	Data movement	✓									
	Arithmetic operations			✓							
	Unconditional and conditional jump instructions		✓								
	Compare instructions										

© UCLES 2020 Page 6 of 11

Question	Answer						
5(a)(i)	1 mark for each correct row						
	Letter	Action	Regis	Register transfer notation			
	A	The Memory Address Register (MAR) stores an address. The contents of this stored address ar copied to the Memory Data Regis (MDR).		MDR ← [[MAR]]			
	В	The contents of the Program Counter (PC) are copied to the Memory Address Register (MAR). MAR ← [PC]					
	С	The contents of the Memory Data Register (MDR) are copied to the Current Instruction Register (CIR)	CIR ← [MDR]				
	D	The contents of the Program Counter (PC) are incremented.		PC ← [PC] + 1			
5(a)(ii)	1 mark f	or B, A, C in order				2	
	1 mark for D at any point after B						
5(b)	1 mark for the first three rows correct 1 mark for the last row correct						
		Statement	Address bus	Control bus	Data bus		
	Receive	es data from the MAR	✓				
	Carries an address or an instruction or a value ✓						
	Transm	its timing signals to components		✓			
	Bidirect	ional		✓	✓		

© UCLES 2020 Page 6 of 10

Question					Answe	r		Marks
5(c)(i)	1 mark for each correct example, ignore operand						2	
	Arithmetic: • ADD // INC							
	Data movement STO // LDD // LDI // LDM							
5(c)(ii)	1 mark for each correct shaded section							6
	Instruction		Memory address					
	address	ACC	900	901	902	903		
					0	0		
	500	2						
	501			2				
	502	10						
	503		10					
	504	10						
	505				10			
	506	0						
	507	1						
	508					1		
	509							
	510							
	502	3						
	503		3					
	504	13						
	505				13			
	506	1						
	507	2						
	508					2		
	509							
	511							
5(d)(i)	202							•
5(d)(ii)	-54						•	
5(d)(iii)	Both nibbles are binary numbers representing denary numbers greater than 9						1	

© UCLES 2020 Page 7 of 10