

Chapter 4

19-20

Solution

Question	Answer	Marks															
5(a)	<p>1 mark for two correct ticks, 2 marks for three correct ticks</p> <table> <tr> <th>Task</th><th>First pass</th><th>Second pass</th></tr> <tr> <td>Creation of symbol table</td><td>✓</td><td></td></tr> <tr> <td>Expansion of macros</td><td>✓</td><td></td></tr> <tr> <td>Generation of object code</td><td></td><td>✓</td></tr> <tr> <td>Removal of comments</td><td>✓</td><td></td></tr> </table>	Task	First pass	Second pass	Creation of symbol table	✓		Expansion of macros	✓		Generation of object code		✓	Removal of comments	✓		2
Task	First pass	Second pass															
Creation of symbol table	✓																
Expansion of macros	✓																
Generation of object code		✓															
Removal of comments	✓																
5(b)	<p>1 mark per bullet point to max 2</p> <ul style="list-style-type: none"> • Data movement • Input and output of data • Arithmetic operations • Jump instructions • Compare instructions 	2															
5(c)	<p>1 mark per bullet point</p> <ul style="list-style-type: none"> • Storing 0 in 300 (line 21) • Loading 65 (line 28) • Outputting A (line 29) • Loading 0 (line 30), incrementing ACC (line 31) and storing in 300 (line 32) • Incrementing IX (line 33) • Loading 67 (line 24) and adding 33 (line (25)) • Outputting d (line 26) • Loading 1 (line 30), incrementing ACC (line 31), storing in 300 (line 32) and incrementing IX (line 33) 	8															

Instruction address	ACC	Memory address							IX	OUTPUT
		100	101	102	103	104	300	301		
		65	67	69	69	68		33	0	
20	0									
21							0			
22										
23										
28	65									
29										A
30	0									
31	1									
32							1			
33									1	
34										
35										
22										
24	67									
25	100									
26										d
27										
30	1									
31	2									
32							2			
33									2	
34										
36										

Question	Answer	Marks
3(a)	1 mark for each error and correction <ul style="list-style-type: none"> Line 02 should be +1 not -1 // $PC \leftarrow [PC] + 1$ Line 03 should be double brackets around MAR // $MDR \leftarrow [[MAR]]$ Line 04 should be MDR not MAR // $CIR \leftarrow [MDR]$ 	3
3(b)	1 mark for each group to max. 2 <ul style="list-style-type: none"> Data movement Arithmetic operations (Unconditional and conditional) jump instructions Compare instructions Modes of addressing 	2
3(c)	1 mark per bullet <ul style="list-style-type: none"> Storing 0 in 401 (line 51) Loading memory location 300, value 2 to ACC (line 52) Adding 64 to ACC to give 66 (line 55) Outputting B (line 56) Load 0 (line 57), increment ACC (line 58) and store 1 in 401 (line 59) Incrementing IX (line 60) Loading 5 (line 52), adding 64 (line 55), outputting E (line 56) loading 1 (line 57), incrementing ACC (line 58), storing 2 in 401 (line 59) and incrementing IX (line 60) Load 0 (line 52) <u>and end</u> 	8

Instruction address	ACC	Memory address						IX	OUTPUT	
		300	301	302	303	400	401			
		2	5	0	4	64		0		
50	0									
51							0			[1]
52	2									[1]
53										
54										
55	66									[1]
56									B	[1]
57	0									[1]
58	1									
59							1			
60								1		[1]
61										[1]
52	5									
53										
54										
55	69									
56									E	
57	1									
58	2									
59							2			
60								2		
61										
52	0									[1]
53										
54										
62										

Question	Answer	Marks
3(d)(i)	1 mark for correct answer 0100 0001	1
3(d)(ii)	1 mark for correct answer 41	1
3(d)(iii)	1 mark for correct answer 0044	1

Question	Answer	Marks																									
4(a)	1 mark per bullet <ul style="list-style-type: none">LDM #300 The (denary) number 300 is loaded (into the register)LDD 300 The <u>contents</u> of address 300 are loaded (into the register)	2																									
4(b)	1 mark for JPN correct 1 mark for both of ADD and DEC correct 1 mark for LDR correct <table><tr><th></th><th>Description</th><th>Jump instruction</th><th>Arithmetic operation</th><th>Data movement</th></tr><tr><td>LDR #3</td><td>Load the number 3 to the Index Register</td><td></td><td></td><td>✓</td></tr><tr><td>ADD #2</td><td>Add 2 to the Accumulator</td><td></td><td>✓</td><td></td></tr><tr><td>JPN 22</td><td>Move to the instruction at address 22</td><td>✓</td><td></td><td></td></tr><tr><td>DEC ACC</td><td>Subtract 1 from the Accumulator</td><td></td><td>✓</td><td></td></tr></table>		Description	Jump instruction	Arithmetic operation	Data movement	LDR #3	Load the number 3 to the Index Register			✓	ADD #2	Add 2 to the Accumulator		✓		JPN 22	Move to the instruction at address 22	✓			DEC ACC	Subtract 1 from the Accumulator		✓		3
	Description	Jump instruction	Arithmetic operation	Data movement																							
LDR #3	Load the number 3 to the Index Register			✓																							
ADD #2	Add 2 to the Accumulator		✓																								
JPN 22	Move to the instruction at address 22	✓																									
DEC ACC	Subtract 1 from the Accumulator		✓																								

Question	Answer	Marks
4(c)(i)	<p>1 mark for hardware interrupt 1 mark for software interrupt</p> <p>For example:</p> <p>Hardware interrupt</p> <ul style="list-style-type: none"> • Printer out of paper • No CD in drive <p>Software interrupt</p> <ul style="list-style-type: none"> • A running program needs input • Runtime error, e.g. division by zero 	2
4(c)(ii)	<p>1 mark per bullet to max 5</p> <ul style="list-style-type: none"> • At the start / end of each fetch-execute cycle the processor checks for interrupt(s) • Check if an interrupt flag is set // Check if bit set in interrupt register • Processor identifies source of interrupt • Processor checks priority of interrupt • If interrupt priority is high enough // Lower priority interrupts are disabled • Processor saves current contents of registers // saves current job on stack • Processor calls interrupt handler / Interrupt Service Routine (ISR) • Address of ISR is loaded into Program Counter (PC) • When servicing of interrupt complete, processor restores registers // job from stack is restored • Lower priority interrupts are re-enabled • Processor continues with next F–E cycle 	5

Question	Answer	Marks												
7	<p>1 mark for each correct addressing mode</p> <table><tr><th>Addressing mode</th><th>Description</th></tr><tr><td>Relative</td><td>Form the address by adding the given number to a base address. Load the contents of the calculated address to the Accumulator (ACC).</td></tr><tr><td>Indirect</td><td>Load the contents of the address held at the given address to ACC.</td></tr><tr><td>Direct</td><td>Load the contents of the given address to ACC.</td></tr><tr><td>Indexed</td><td>Form the address from the given address + the contents of the Index Register. Load the contents of the calculated address to ACC.</td></tr><tr><td>Immediate</td><td>Load the given value directly to ACC.</td></tr></table>	Addressing mode	Description	Relative	Form the address by adding the given number to a base address. Load the contents of the calculated address to the Accumulator (ACC).	Indirect	Load the contents of the address held at the given address to ACC.	Direct	Load the contents of the given address to ACC.	Indexed	Form the address from the given address + the contents of the Index Register. Load the contents of the calculated address to ACC.	Immediate	Load the given value directly to ACC.	5
Addressing mode	Description													
Relative	Form the address by adding the given number to a base address. Load the contents of the calculated address to the Accumulator (ACC).													
Indirect	Load the contents of the address held at the given address to ACC.													
Direct	Load the contents of the given address to ACC.													
Indexed	Form the address from the given address + the contents of the Index Register. Load the contents of the calculated address to ACC.													
Immediate	Load the given value directly to ACC.													

Question	Answer	Marks												
1(a)	<p>1 mark for each correct line</p> <table><thead><tr><th>Register</th><th>Description</th></tr></thead><tbody><tr><td>Current Instruction Register</td><td>Stores the data that has just been read from memory, or is about to be written to memory</td></tr><tr><td>Memory Address Register</td><td>Stores the instruction that is being decoded and executed</td></tr><tr><td>Program Counter</td><td>Stores the address of the input device from which the processor accesses the instruction</td></tr><tr><td>Memory Data Register</td><td>Stores the address of the next instruction to be read</td></tr><tr><td></td><td>Stores the address of the memory location about to be written to or read from</td></tr></tbody></table>	Register	Description	Current Instruction Register	Stores the data that has just been read from memory, or is about to be written to memory	Memory Address Register	Stores the instruction that is being decoded and executed	Program Counter	Stores the address of the input device from which the processor accesses the instruction	Memory Data Register	Stores the address of the next instruction to be read		Stores the address of the memory location about to be written to or read from	4
Register	Description													
Current Instruction Register	Stores the data that has just been read from memory, or is about to be written to memory													
Memory Address Register	Stores the instruction that is being decoded and executed													
Program Counter	Stores the address of the input device from which the processor accesses the instruction													
Memory Data Register	Stores the address of the next instruction to be read													
	Stores the address of the memory location about to be written to or read from													
1(b)(i)	<p>1 mark for naming, 1 mark for purpose for each bus</p> <ul style="list-style-type: none">• Data bus• Carries data between the processor and memory / carries data that is currently being processed.• Control bus• Transmits signals between the control unit and the other components	4												
1(b)(ii)	Significant increase in the number of directly addressed memory locations // increases the number of directly addressable memory locations from 2^{16} to 2^{32}	1												
1(c)	<p>1 mark for each correctly inserted term</p> <p>A macro is a sequence of instructions that are given an identifier. These instructions may need to be executed several times.</p> <p>A directive is an instruction that tells the assembler to do something. It is not a program instruction.</p> <p>The processor's instruction set can be put into several groups. One of these groups is data movement // input and output // arithmetic operations // jump instructions // compare instructions // modes of addressing.</p>	3												

Question	Answer	Marks
5(a)	1 mark for one letter in the correct place, 2 marks for all three correct 2 B 4 A 5 C	2
5(b)(i)	11000010	1
5(b)(ii)	CD	1
5(b)(iii)	1 mark per bullet point to max 2 <ul style="list-style-type: none"> The maximum range for an 8-bit two's complement binary number is –128 to +127 ... 200 is outside of the maximum range 	2

Question	Answer	Marks																																																																																																																																																																
5(c)	<div>1 mark for each highlighted section block</div> <table><tr><th rowspan="2">Instruction address</th><th rowspan="2">ACC</th><th colspan="4">Memory address</th></tr><tr><th>100</th><th>101</th><th>102</th><th>103</th></tr><tr><td></td><td></td><td>1</td><td>2</td><td>3</td><td>0</td></tr><tr><td>20</td><td>0</td><td></td><td></td><td></td><td></td></tr><tr><td>21</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>22</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>23</td><td>1</td><td></td><td></td><td></td><td></td></tr><tr><td>24</td><td>3</td><td></td><td></td><td></td><td></td></tr><tr><td>25</td><td></td><td>3</td><td></td><td></td><td></td></tr><tr><td>26</td><td>0</td><td></td><td></td><td></td><td></td></tr><tr><td>27</td><td>1</td><td></td><td></td><td></td><td></td></tr><tr><td>28</td><td></td><td></td><td></td><td></td><td>1</td></tr><tr><td>29</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>20</td><td>1</td><td></td><td></td><td></td><td></td></tr><tr><td>21</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>22</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>23</td><td>3</td><td></td><td></td><td></td><td></td></tr><tr><td>24</td><td>5</td><td></td><td></td><td></td><td></td></tr><tr><td>25</td><td></td><td>5</td><td></td><td></td><td></td></tr><tr><td>26</td><td>1</td><td></td><td></td><td></td><td></td></tr><tr><td>27</td><td>2</td><td></td><td></td><td></td><td></td></tr><tr><td>28</td><td></td><td></td><td></td><td></td><td>2</td></tr><tr><td>29</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>20</td><td>2</td><td></td><td></td><td></td><td></td></tr><tr><td>21</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>22</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>30</td><td></td><td></td><td></td><td></td><td></td></tr></table>	Instruction address	ACC	Memory address				100	101	102	103			1	2	3	0	20	0					21						22						23	1					24	3					25		3				26	0					27	1					28					1	29						20	1					21						22						23	3					24	5					25		5				26	1					27	2					28					2	29						20	2					21						22						30						6
Instruction address	ACC			Memory address																																																																																																																																																														
		100	101	102	103																																																																																																																																																													
		1	2	3	0																																																																																																																																																													
20	0																																																																																																																																																																	
21																																																																																																																																																																		
22																																																																																																																																																																		
23	1																																																																																																																																																																	
24	3																																																																																																																																																																	
25		3																																																																																																																																																																
26	0																																																																																																																																																																	
27	1																																																																																																																																																																	
28					1																																																																																																																																																													
29																																																																																																																																																																		
20	1																																																																																																																																																																	
21																																																																																																																																																																		
22																																																																																																																																																																		
23	3																																																																																																																																																																	
24	5																																																																																																																																																																	
25		5																																																																																																																																																																
26	1																																																																																																																																																																	
27	2																																																																																																																																																																	
28					2																																																																																																																																																													
29																																																																																																																																																																		
20	2																																																																																																																																																																	
21																																																																																																																																																																		
22																																																																																																																																																																		
30																																																																																																																																																																		

	<table border="1"> <tr> <td></td><td></td><td></td></tr> <tr> <td></td><td></td><td></td></tr> <tr> <td></td><td></td><td></td></tr> <tr> <td></td><td></td><td></td></tr> <tr> <td></td><td></td><td></td></tr> <tr> <td></td><td></td><td></td></tr> </table> <table border="1"> <tr> <td></td><td></td><td></td></tr> <tr> <td></td><td></td><td></td></tr> <tr> <td></td><td></td><td></td></tr> <tr> <td></td><td></td><td></td></tr> <tr> <td></td><td></td><td></td></tr> <tr> <td></td><td></td><td></td></tr> </table>																																					

Question	Answer	Marks
6(a)(i)	1 mark for each correct answer A: The number 193 B: The data in memory location 193 C: The data in the memory location found by adding the contents of the IX to 193	3
6(a)(ii)	1 mark each correct answer <ul style="list-style-type: none"> Indirect Relative 	2

Question	Answer	Marks
6(b)	<p>1 mark for correctly naming register, 1 mark for appropriate role</p> <ul style="list-style-type: none"> • Program counter // PC • Stores the address of the next instruction to be fetched • Memory address register // MAR • Stores the address where data/instruction is to be read from or saved to • Memory data register // MDR • Stores data that is about to be written to memory // Stores data that has just been read from memory • Current instruction register // CIR • Stores the instruction that is currently being decoded/executed 	4

Question	Answer	Marks										
4(a)	<div>1 mark for tick in correct position</div> <table><thead><tr><th>Statement</th><th>Tick (✓)</th></tr></thead><tbody><tr><td>Memory location 204 contains 400</td><td></td></tr><tr><td>Memory location 204 contains 41</td><td></td></tr><tr><td>Memory location 204 contains 231</td><td></td></tr><tr><td>Memory location 204 contains 29</td><td>✓</td></tr></tbody></table>	Statement	Tick (✓)	Memory location 204 contains 400		Memory location 204 contains 41		Memory location 204 contains 231		Memory location 204 contains 29	✓	1
Statement	Tick (✓)											
Memory location 204 contains 400												
Memory location 204 contains 41												
Memory location 204 contains 231												
Memory location 204 contains 29	✓											
4(b)	<div>1 mark for tick in correct position</div> <table><thead><tr><th>Statement</th><th>Tick (✓)</th></tr></thead><tbody><tr><td>Memory location 120 contains 135</td><td></td></tr><tr><td>Memory location 120 contains 118</td><td>✓</td></tr><tr><td>Memory location 120 contains 0</td><td></td></tr><tr><td>Memory location 120 contains 16</td><td></td></tr></tbody></table>	Statement	Tick (✓)	Memory location 120 contains 135		Memory location 120 contains 118	✓	Memory location 120 contains 0		Memory location 120 contains 16		1
Statement	Tick (✓)											
Memory location 120 contains 135												
Memory location 120 contains 118	✓											
Memory location 120 contains 0												
Memory location 120 contains 16												
4(c)	<div>1 mark for tick in correct position</div> <table><thead><tr><th>Statement</th><th>Tick (✓)</th></tr></thead><tbody><tr><td>Memory location 205 contains 607</td><td></td></tr><tr><td>Memory location 205 contains 601</td><td></td></tr><tr><td>Memory location 205 contains 603</td><td></td></tr><tr><td>Memory location 205 contains 606</td><td>✓</td></tr></tbody></table>	Statement	Tick (✓)	Memory location 205 contains 607		Memory location 205 contains 601		Memory location 205 contains 603		Memory location 205 contains 606	✓	1
Statement	Tick (✓)											
Memory location 205 contains 607												
Memory location 205 contains 601												
Memory location 205 contains 603												
Memory location 205 contains 606	✓											
4(d)	<div>1 mark per correct mode</div> <div><ul style="list-style-type: none">IndexedRelative</div>	2										

Question	Answer					Marks
4(e)	1 mark for correct ticks in pairs of rows (shaded)					3
	Assembly language instruction	Arithmetic	Data movement	Jump instruction	Input and output of data	
	STO 120		✓			
	JPE 200			✓		
	ADD 3	✓				
	LDD 20		✓			
	INC ACC	✓				
	OUT				✓	

Question	Answer	Marks
3(a)	<p>1 mark for each correct term</p> <p>Stored Memory Fetches Decodes Executes Registers</p> <p>The Von Neumann model uses the stored program concept.</p> <p>The program is a series of instructions that are saved in memory.</p> <p>The processor fetches each instruction, decodes it and then executes it.</p> <p>The processor uses several registers to store the data and instructions from the program because they can be accessed faster than main memory.</p>	6

Question	Answer	Marks																																																																																																																																	
3(b)(i)	<div>1 mark for each set of shaded rows</div> <table><tr><th rowspan="2">Instruction address</th><th rowspan="2">ACC</th><th colspan="3">Memory address</th><th rowspan="2">Output</th></tr><tr><th>80</th><th>81</th><th>82</th></tr><tr><td></td><td></td><td>10</td><td>2</td><td>0</td><td></td></tr><tr><td>50</td><td>10</td><td></td><td></td><td></td><td></td></tr><tr><td>51</td><td>20</td><td></td><td></td><td></td><td></td></tr><tr><td>52</td><td></td><td>20</td><td></td><td></td><td></td></tr><tr><td>53</td><td>0</td><td></td><td></td><td></td><td></td></tr><tr><td>54</td><td>1</td><td></td><td></td><td></td><td></td></tr><tr><td>55</td><td></td><td></td><td></td><td>1</td><td></td></tr><tr><td>56</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>57</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>50</td><td>20</td><td></td><td></td><td></td><td></td></tr><tr><td>51</td><td>40</td><td></td><td></td><td></td><td></td></tr><tr><td>52</td><td></td><td>40</td><td></td><td></td><td></td></tr><tr><td>53</td><td>1</td><td></td><td></td><td></td><td></td></tr><tr><td>54</td><td>2</td><td></td><td></td><td></td><td></td></tr><tr><td>55</td><td></td><td></td><td></td><td>2</td><td></td></tr><tr><td>56</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>57</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>58</td><td>40</td><td></td><td></td><td></td><td></td></tr><tr><td>59</td><td></td><td></td><td></td><td></td><td>(</td></tr><tr><td>60</td><td></td><td></td><td></td><td></td><td></td></tr></table>	Instruction address	ACC	Memory address			Output	80	81	82			10	2	0		50	10					51	20					52		20				53	0					54	1					55				1		56						57						50	20					51	40					52		40				53	1					54	2					55				2		56						57						58	40					59					(60						5
Instruction address	ACC			Memory address				Output																																																																																																																											
		80	81	82																																																																																																																															
		10	2	0																																																																																																																															
50	10																																																																																																																																		
51	20																																																																																																																																		
52		20																																																																																																																																	
53	0																																																																																																																																		
54	1																																																																																																																																		
55				1																																																																																																																															
56																																																																																																																																			
57																																																																																																																																			
50	20																																																																																																																																		
51	40																																																																																																																																		
52		40																																																																																																																																	
53	1																																																																																																																																		
54	2																																																																																																																																		
55				2																																																																																																																															
56																																																																																																																																			
57																																																																																																																																			
58	40																																																																																																																																		
59					(
60																																																																																																																																			

Question	Answer	Marks																											
3(b)(ii)	<p>1 mark for each correct column.</p> <table><tr><th rowspan="2">Instruction Group</th><th colspan="3">Assembly language instruction</th></tr><tr><th>STO 80</th><th>JPN 50</th><th>INC ACC</th></tr><tr><td>Input and output of data</td><td></td><td></td><td></td></tr><tr><td>Data movement</td><td>✓</td><td></td><td></td></tr><tr><td>Arithmetic operations</td><td></td><td></td><td>✓</td></tr><tr><td>Unconditional and conditional jump instructions</td><td></td><td>✓</td><td></td></tr><tr><td>Compare instructions</td><td></td><td></td><td></td></tr></table>	Instruction Group	Assembly language instruction			STO 80	JPN 50	INC ACC	Input and output of data				Data movement	✓			Arithmetic operations			✓	Unconditional and conditional jump instructions		✓		Compare instructions				3
Instruction Group	Assembly language instruction																												
	STO 80	JPN 50	INC ACC																										
Input and output of data																													
Data movement	✓																												
Arithmetic operations			✓																										
Unconditional and conditional jump instructions		✓																											
Compare instructions																													

Question	Answer			Marks
5(a)(i)	1 mark for each correct row			4
	Letter	Action	Register transfer notation	
	A	The Memory Address Register (MAR) stores an address. The contents of this stored address are copied to the Memory Data Register (MDR).	MDR ← [[MAR]]	
	B	The contents of the Program Counter (PC) are copied to the Memory Address Register (MAR).	MAR ← [PC]	
	C	The contents of the Memory Data Register (MDR) are copied to the Current Instruction Register (CIR).	CIR ← [MDR]	
	D	The contents of the Program Counter (PC) are incremented.	PC ← [PC] + 1	
5(a)(ii)	1 mark for B, A, C in order 1 mark for D at any point after B			2
5(b)	1 mark for the first three rows correct 1 mark for the last row correct			2
	Statement	Address bus	Control bus	
	Receives data from the MAR	✓		
	Carries an address or an instruction or a value			
	Transmits timing signals to components		✓	
	Bidirectional		✓	

Question	Answer	Marks																																																																																																																																								
5(c)(i)	1 mark for each correct example, ignore operand Arithmetic: • ADD // INC Data movement • STO // LDD // LDI // LDM	2																																																																																																																																								
5(c)(ii)	1 mark for each correct shaded section <table><tr><th rowspan="2">Instruction address</th><th rowspan="2">ACC</th><th colspan="4">Memory address</th></tr><tr><th>900</th><th>901</th><th>902</th><th>903</th></tr><tr><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>500</td><td>2</td><td></td><td></td><td></td><td></td></tr><tr><td>501</td><td></td><td></td><td>2</td><td></td><td></td></tr><tr><td>502</td><td>10</td><td></td><td></td><td></td><td></td></tr><tr><td>503</td><td></td><td>10</td><td></td><td></td><td></td></tr><tr><td>504</td><td>10</td><td></td><td></td><td></td><td></td></tr><tr><td>505</td><td></td><td></td><td></td><td>10</td><td></td></tr><tr><td>506</td><td>0</td><td></td><td></td><td></td><td></td></tr><tr><td>507</td><td>1</td><td></td><td></td><td></td><td></td></tr><tr><td>508</td><td></td><td></td><td></td><td></td><td>1</td></tr><tr><td>509</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>510</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>502</td><td>3</td><td></td><td></td><td></td><td></td></tr><tr><td>503</td><td></td><td>3</td><td></td><td></td><td></td></tr><tr><td>504</td><td>13</td><td></td><td></td><td></td><td></td></tr><tr><td>505</td><td></td><td></td><td></td><td>13</td><td></td></tr><tr><td>506</td><td>1</td><td></td><td></td><td></td><td></td></tr><tr><td>507</td><td>2</td><td></td><td></td><td></td><td></td></tr><tr><td>508</td><td></td><td></td><td></td><td></td><td>2</td></tr><tr><td>509</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>511</td><td></td><td></td><td></td><td></td><td></td></tr></table>	Instruction address	ACC	Memory address				900	901	902	903					0	0	500	2					501			2			502	10					503		10				504	10					505				10		506	0					507	1					508					1	509						510						502	3					503		3				504	13					505				13		506	1					507	2					508					2	509						511						6
Instruction address	ACC			Memory address																																																																																																																																						
		900	901	902	903																																																																																																																																					
				0	0																																																																																																																																					
500	2																																																																																																																																									
501			2																																																																																																																																							
502	10																																																																																																																																									
503		10																																																																																																																																								
504	10																																																																																																																																									
505				10																																																																																																																																						
506	0																																																																																																																																									
507	1																																																																																																																																									
508					1																																																																																																																																					
509																																																																																																																																										
510																																																																																																																																										
502	3																																																																																																																																									
503		3																																																																																																																																								
504	13																																																																																																																																									
505				13																																																																																																																																						
506	1																																																																																																																																									
507	2																																																																																																																																									
508					2																																																																																																																																					
509																																																																																																																																										
511																																																																																																																																										
5(d)(i)	202	1																																																																																																																																								
5(d)(ii)	−54	1																																																																																																																																								
5(d)(iii)	Both nibbles are binary numbers representing denary numbers greater than 9	1																																																																																																																																								