## BIRLA INSTITUTE OF TECHNOLOGY, MESRA, RANCHI (END SEMESTER EXAMINATION)

CLASS: BRANCH: BTECH

ECE+CS+IT+EEE

SEMESTER: III SESSION: MO/2022

## SUBJECT: EC203 DIGITAL SYSTEM DESIGN

TIME:

3 HOURS

**FULL MARKS: 50** 

## INSTRUCTIONS:

- 1. The question paper contains 5 questions each of 10 marks and total 50 marks.
- 2. Attempt all questions.
- 3. The missing data, if any, may be assumed suitably.
- 4. Tables/Data handbook/Graph paper etc., if applicable, will be supplied to the candidates.

****	******	Sold Halidook/Graph paper Cook and the sold	[2	C 0 1	B L 1	
Q1	(a)	What is gray code and where it is used? How is it converted to Binary code?	1	4	2	
Q1	(b)	Define each of the following electrical characteristics of logic gates: Vox, VL, IoL, IH.	1 [5	1	3	
Q1	(c)	Implement the logic function using CMOS, $F=[(A+B)(C+D)(E+F(G+H))]'$ .	ĵ			
0,2	(a)	Define minterms and maxterms for three variables.	[2	2	1	
Q2	(b)	Simplify the following logic function using K-map.	[3	2	2	
Q2	(c)	$F(A, B, C, D) = \sum (2, 7, 9, 14, 15) + \sum_{i} (0, 3, (10))$ F(A, B, C, D) = $\sum (2, 7, 9, 14, 15) + \sum_{i} (0, 3, (10))$ Where X, is LSB, Design a circuit using NAND gate that	[5 ]	2	4	
			[2	3	3	i
Q3	(a)	Give the logical design of 2x4 decoder.	[3	3	8 4	4
Q3	(b)	Design the circuit of a BCD adder.	] [5	3	e I	3
Q3	(c)	Implement the following expression using a single 8:1 multiplexer. $F(A, B, C, D) = \sum (0, 2, 3, 6, 8, 9, 12, 14)$	ĭ			1
Q4	(a)	Draw the circuit of a serial-in-serial out shift register with J-K F/F.	[2		4	1
Q4	(b)	Explain with diagram the working of a 3-bit ripple counter.	]	5	4	3
Q4	(c)	Design a synchronous counter with J-K F/F for state diagram: $1\rightarrow2\rightarrow3\rightarrow1$ .	1			The state of the s
Q5	(a)		[]		5	2
. Q5	(b)	of it.  Explain the working of a PLA with a standard logic circuit and diagram.		Ĭ	4	3
Q!		Explain the working of a 4-bit synchronous up-down counter with diagram.	1	Ĭ		

:::::21/11/2022:::::E