BIRLA INSTITUTE OF TECHNOLOGY, MESRA, RANCHI (END SEMESTER EXAMINATION)

CLASS: BI

BRANCH: CSE/EEE/IT/ECE

SEMESTER : III SESSION : MO/18

TIME: 03:00

SUBJECT: EC3201-DIGITAL ELECTRONICS

FULL MARKS: 60

[4]

INSTRUCTIONS:

- 1. The question paper contains 7 questions each of 12 marks and total 84 marks.
- 2. Candidates may attempt any 5 questions maximum of 60 marks.
- 3. The missing data, if any, may be assumed suitably.
- 4. Before attempting the question paper, be sure that you have got the correct question paper.
- 5. Tables/Data hand book/Graph paper etc. to be supplied to the candidates in the examination hall.
- Q.1(a) Distinguish between Canonical forms and Standard forms of Boolean functions. [2]
 (b) What is the advantage of multilevel gate network? Apply 2-input NAND gates only to implement the [4]
 - function = (AB + C)D + EF.

 Determine the prime-implicants and essential prime-implicants of the following Boolean function [6] using Quine McCluskey method and obtain the prime-implicants of the following Boolean function [6]

using Quine McCluskey method and obtain the minimal SOP expression: $V = \sum_{i=0}^{\infty} (0, 1, 6, 9, 10, 11, 12, 14) + \sum_{i=0}^{\infty} (3, 15)$

 $Y = \sum_{m} (0, 1, 6, 9, 10, 11, 12, 14) + \sum_{d} (3, 15)$

- Q.2(a) How does an encoder differ from a multiplexer?

 Design a full subtractor circuit with a decoder and logic gates.

 [2]
 - Show how the following function is implemented with a multiplexer taking A,B and C as selection lines:

 $Y(A, B, C, D) = \sum_{m} (0.2, 5.7, 8.10, 13, 15)$

- Q.3(a) What is race-around condition in J-K flip-flop?

 [2]
 - Explain with circuit diagram the working principle of a 4-bit parallel -in serial- out shift register.

 What is the advantage of synchronous counter over asynchronous one? With the help of excitation table, design the synchronous counter for the following counting sequence using J-K flip-flops: 0—

 1-2-3-4-5-0----
- Q.4(a) What are the requirements of state reduction and state assignment in sequential circuits? [2] (b) Construct the state table for the state diagram shown in Fig.1.
 - Design a sequential circuit with J-K flip-flop to satisfy the following state equations:

 [4]

 $A(t+1) = \bar{A}CD + \bar{A}B\bar{D} + AB\bar{C} + AC\bar{D}$ $B(t+1) = \bar{A}C + \bar{D} + \bar{A}B\bar{C}$

C(t+1) = B, $D(t+1) = \overline{D}$

- Q.5(a) Compare TTL logic with CMOS in digital system.

 (b) What is the limiting factor for the speed of operation of TTL gate? Show how it can be overcome in a [4]
 - 3-input TTL NAND gate with totem pole output driver.
 - (c) Design a CMOS logic circuit to realize the function $F = \sum_{m} (0.1.2.4.6, 8.10.12.14)$ [6]
- Q.6(a) List the applications of astable, monostable and bistable multivibrators. [2]
 - In a symmetrical collector coupled astable multivibrator using transistors the component values are $R_1 = R_2 = 35 \text{ K}\Omega$ and $C1 = C2 = 0.02 \,\mu\text{F}$. Determine the frequency of oscillation.
 - (c) Explain with circuit diagram the operation of Schmitt trigger using OP AMP. Sketch its input-output [6] characteristics for increasing and decreasing the input signal. What is hysteresis voltage?
- Q.Z(a) What are the advantages of an EEPROM over an EPROM?

 (b) How does a static RAM cell differ from a dynamic RAM cell? Evolute with circuit disease the
 - (b) How does a static RAM cell differ from a dynamic RAM cell? Explain with circuit diagram the read and write operation of dynamic RAM cell. Why refresh operation is required in dynamic RAMs?
 - (c) Distinguish between FPGA and PLD devices. Design a logic circuit using PLA to convert a 3-bit Binary [6 code to Gray code.

