BIRLA INSTITUTE OF TECHNOLOGY, MESRA, RANCHI (MID SEMESTER EXAMINATION)

CLASS: BTECH

BRANCH: ECE+CS+IT+EEE

SEMESTER: III

SESSION: MO/2022

SUBJECT: EC203 DIGITAL SYSTEM DESIGN

TIME: 2 HOURS

FULL MARKS: 25

INSTRUCTIONS:

- 1. The total marks of the questions are 25.
- 2. Candidates attempt for all 25 marks.
- 3. Before attempting the question paper, be sure that you have got the correct question paper.
- 4. The missing data, if any, may be assumed suitably.
- 5. Tables/Data hand book/Graph paper etc. to be supplied to the candidates in the examination hall.

(21	(a)	i) If N²=(760♣) ₈ , then what is the value of N if N is a base-6 number? ii) Convert the decimal number 0.356 into its hexadecimal equivalent.	[1+1]		BL 1
C	21	(b)	 i) What are the advantages of 2's complement representation? ii) Let R₁, R₂, and R₃ are 4-bit registers that store signed numbers in 2's complement form. Say, R₁=1100 and R₂=1010, and the result of (R₁+R₂) is stored in R₃. Does R₃ contain a valid data? Justify your answer. 	[1+2]	1	2
Q)2)2	(a) (b)	Explain the working of a two-input TTL NOR gate with diagram. i) What are the advantages of CMOS logic family? ii) Write a VHDL program for implementing a function F=ABC+AB+C.	[2] [1+2]	2 2	2 2
Q	3	(a)	Convert the following Boolean function into canonical form (POS) Y(A, B, C)=(A+B)(B+C')(A+C)	[2]	1	3
Q	3	(b)	Minimize the following Boolean function using K-Map $Y(A, B, C, D) = \sum_{i} m(1, 3, 5, 8, 9, 11, 15) + d(2, 13)$	[3]	1	3
			1			
QQ	4	(a) (b)	Realize the logic function obtained in Q3(b) using NAND gates. Minimize the following Boolean function using K-Map	[2] [3]	1	2 3
			$F(A, B, C, D) = \prod M(1, 2, 3, 8, 9, 10, 11, 14).d(7, 15)$			
Q	5 ((a)	Design a 4-bit parity bit checker circuit with diagram. What is Full adder? Design a Full adder circuit using Half adder.	[2]	2 2	1

::::: 26/09/2022 :::::M