

PT-MIS-PCB-001

v1.1

10/16/2022

RELEASED 24-APR-2019

Page	Index
.....
1	COVER PAGE
2	BLOCK DIAGRAM
3	SCHEMATIC
4	REVISION HISTORY

DESIGN CONSIDERATIONS:


DESIGN NOTE:
Example text for informational
design notes.

DESIGN NOTE:
Example text for debug notes.

LAYOUT NOTE:
Example text for critical
layout guidelines.

DESIGN NOTE:
Example text for cautionary
design notes.

DESIGN NOTE:
Example text for critical
design notes.



Project: **PT-MIS-PCB-001_v1.PrjPCB**

Page Contents: **[01] - COVER PAGE.SchDoc**



Revision: **v1.1** Design: **JABN** Date: **10/16/2022**

Size: **A4** Document Number: **1** Sheet **1** of **5**

UVG UNIVERSIDAD
DEL VALLE
DE GUATEMALA

PT-MIS-PCB-001

(Block Diagram)



Project: **PT-MIS-PCB-001_v1.PrjPCB**

Page Contents: **[02] - BLOCK DIAGRAM.SchDoc**

Revision: **v1.1** Design: **JABN** Date: **10/16/2022**

Size: **A4** Document Number: **2** Sheet **2** of **5**

UVG UNIVERSIDAD
DEL VALLE
DE GUATEMALA

REVISION HISTORY

07/09/2018 (JABN) - Initial release. Board

25/09/2018 (JABN) - For safety reasons, R38 was added as a pull-down resistor.

25/09/2018 (JABN) - For debugging purposes, testpoints TP1, TP2, TP3, TP4, TP5, TP6, TP7, TP8, TP9 and TP10 were added.

13/10/2018 (JABN) - For safety reasons, R39 was added as a pull-up resistor.

13/10/2018 (JABN) - U11 was added for monitoring QUETZAL-1 internal temperature.

17/10/2018 (JABN) - P11, P12, P13, P14 and P15 was added for ADM connections to OBC via Payload.

17/10/2018 (JABN) - MH1, MH2, MH3 and MH4 connected to GND.

26/02/2019 (JABN) - 3V3 LOAD SWITCH block was removed because EPS functionalities. R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11 and R12 were changed from 1M to 59k. Annotations from schematic were updated.

24/04/2018 (JABN) - Block diagram updated.

2019 (JABN) - Added I2C isolator, released board

16/10/2022 (DA) - Move I2C isolator into schematic, organizational changes to schematic only.



Project: ***PT-MIS-PCB-001_v1.PrjPCB***

Page Contents: ***[04] - REVISION HISTORY.SchDoc***

Revision: **v1.1** Design: **JABN** Date: **10/16/2022**

Size: **A4** Document Number: **4** Sheet **4** of **5**



1		2		3		4		
A	Designator [01] - COVER PAGE.SchDoc		Designator [02] - BLOCK DIAGRAM.SchDoc		Designator [03] - SCHEMATIC.SchDoc		Designator [04] - REVISION HISTORY.SchDoc	
B								
C								
D								

NOTES

Mark not fitted components as **NF**

DRAFT - Very early stage of schematic.

PRELIMINARY - Close to final schematic.

CHECKED - There should not be any mistakes.

RELEASED - A board with this schematic has been sent to production.

Project: **PT-MIS-PCB-001_v1.PrjPCB**

Page Contents: **PT-MIS-PCB-001_v1 Project.SchDoc**

Revision: **v1.1**

Design: **JABN**

Date: **10/16/2022**

Size: **A4**

Document Number: **5**

Sheet **5** of **5**

UVG

UNIVERSIDAD
DEL VALLE
DE GUATEMALA

1		2		3		4	
---	--	---	--	---	--	---	--