


HW2

1. sol



$$S(n) = \frac{1}{(1-P) + \frac{P}{n}}$$

As rough estimation, substitute the 5 records, $P = \frac{1}{5} \sum_{k=0}^4 P_k \approx 0.922$

I.e. approximately 7.8% of the code is strictly serial.

$$S(\infty) = \frac{1}{(1-P) + \frac{P}{\infty}} = 12.82, T(\min) = 80.14s$$

2. sol


Suppose we have a k-issue machine, assuming T_i is the time taken on one processor;
For the cases no more than k instruction per cycle, and more than k instruction per cycle,

$$S_{sub} = \sum_{i=0}^k i * f_i ; S_{sur} = \sum_{i=k+1}^{\infty} k * f_i$$

For the cases,

$$\text{Thus, } S_{sub} = \sum_{i=0}^k i * f_i + \sum_{i=k+1}^{\infty} k * f_i$$


Substituting the data in the left graph of P1.7



3.

Systolic array architecture seems a combination of parallelism and pipeline. The core of this architecture is “clocked parallelism”, with high throughput but low memory bandwidth.

For example, it will be very high efficient using a $n \times n$ systolic array, for which each computation unit has an adder and a multiplier, to realize the multiplication of two matrix, just as shown,



Thus, systolic array is very fit for those kind of applications like image processing and other two-dimensional data processing.