

ADC Interface FPGA IP

Revision: 1.0


Date: 21 Aug 2020

QuickLogic Corporation

1 Requirement:

1. Interface with Analog devices chip AD7476A (12-bit ADC)
2. Fast throughput rate: 1 MSPS

2 System Block Diagram:



3 Pinout (for the QuickFeather board):

Signal Name	eFPGA port # (S3B device)	QFN package pin	QuickFeather J8 connector	PMOD Interface Type 2 (SPI)	Direction	Description
CSn_o	IO_31	23	J8.5	Pin 1	Output	Slave Select, Active Low
SCLK_o	IO_7	63	J8.11	Pin 4	Output	SPI Clock
SDATA_i	IO_5	64	J8.9	Pin 3	Input	MISO
SDATA_o	IO_12	56	J8.7	Pin 2	Output	MOSI, unused
GND_o	IO_10	59	J8.13	Pin 5	Output	GND, required on PMOD connector
			J8.15	Pin 6		VCC

4 Address Map Specification

4.1 Memory Map

The EOS 3B system maps the FPGA IP into the address range of 0x40020000 to 0x4003FFFF. This address range provides 128K bytes of address range for FPGA based IP. The following tables further define the registers within this range.

Table 1-1: FPGA IP Register Space

Register	Block	Space Allocated	Remarks
0x40020000 – 0x400200FF	FPGA IP Registers	256 bytes	
0x40020100 – 0x4002FFFF	Reserved	0x0	
0x40030000 – 0x40030FFF	DMA control/Status registers	1024 Words	Dedicated DMA registers
0x40031000 – 0x40031FFF	DMA CH0 Port register	1024 Words	Dedicated 4KB space for DMA Channel 0
0x40032000 – 0x4003FFFF	Reserved	0x0	

4.2 Register Address Table

The following sections will outline the expected allocation of registers and describe their operations.

4.2.1 FPGA Registers Address Table

Table 1-2 shows the expected allocation of FPGA Registers address space.

Table 1-2: FPGA IP Register Table

Register	Block	Reset Value	Remarks
0x40020000	IP Device ID	0x0ADC0001	Read only
0x40020004	IP Revision number	0x00000100	Read only Version 1.0
0x40020008	FIFO Flush	0x00	
0x4002000C	Sensor Enable Register	0x0	Read/Write
0x40020010 – 0x400200FF	Not Used	0x0	
0x40020100 – 0x4002FFFF	Reserved	0x0	
0x40030000	DMA Enable Register	0x0	Read/Write
0x40030004	DMA Status Register	0x0	Read only
0x40030008	DMA Interrupt Enable Register	0x0	Read/Write
0x4003000C – 0x40030FFF	Not Used	0x0	
0x40031000	DMA Read Port register	0x0	Read only
0x40031004 – 0x40031FFF	Not Used	0x0	
0x40032000 – 0x4003FFFF	Reserved	0x0	

4.3 Description of Registers

The following sections will detail the registers for each address space.

4.3.1 Conventions

Access Tag	Name	Meaning
R	Read	field may be read by the user/sw
W	Write	field may be written by the user/sw
U	Update	field may be updated by hardware
S	Set	field may be set by the user
C	Clear	field may be cleared by the user
RO	Read Only	field can only be read by the user/sw

4.3.2 FPGA IP Registers

4.3.2.1 IP Device ID register

Register Address location: 0x40020000

Reset Value: 0x0ADC0001

Table 1-3.1: ID Value Register

Name	Bit(s)	Type	Description
IP Device ID	[31:0]	RO	0x0ADC0001 : Read only

4.3.2.2 IP revision number register

Register Address location: 0x40020004

Reset Value: 0x0100

Table 1-3.2: Revision Number Register

Name	Bit(s)	Type	Description
Revision Number	[15: 0]	RW	0x0100 : Read only
Not Used	[31:16]	RO	Return "0" when read

4.3.2.3 FIFO Reset Register

Register Address location: 0x40020008

Reset Value: 0x0

Table 1-3.3: FIFO Reset Register

Name	Bit(s)	Type	Description
FIFO Reset	[0]	RW	RX FIFO Flush HW auto clear
Not Used	[31:1]	RO	Return “0” when read

4.3.2.4 Sensor Enable Register

Register Address location: 0x4002000C

Reset Value: 0x0

Table 1-3.4: Sensor Enable Register

Name	Bit(s)	Type	Description
Sensor 1 Enable	[0]	R/W	0 – Sensor Disabled 1 – Sensor Enabled When enabled the IP starts reading from the ADC
Reserved	[31:4]	R	Return “0” when read

4.3.2.5 DMA Enable Register

Register Address location: 0x40030000

Reset Value: 0x00

Table 1-3.11: DMA Enable Register

Name	Bit(s)	Type	Description
DMA CH0 Enable	[0]	R/W	DMA Enable For channel 0 0 – Disable 1 – Enable HW clears this bit when the DMA transfer is done. DMA for reading the Sensor data.
Reserved	[31:1]	R	Returns “0”

4.3.2.6 DMA Status Register

Register Address location: 0x40030004

Reset Value: 0x00

Table 1-3.12: DMA Status Register

Name	Bit(s)	Type	Description
DMA Done Interrupt	[0]	R/W	DMA Read Done Interrupt FW needs to clear the interrupt, write 0 to clear.
Reserved	[31:1]	R	Returns "0"

4.3.2.7 DMA Interrupt Enable Register

Register Address location: 0x40030008

Reset Value: 0x00

Table 1-3.13: DMA Interrupt Enable Register

Name	Bit(s)	Type	Description
DMA Done Interrupt Enable	[0]	R/W	0 – disable 1 – enable.
Reserved	[31:1]	R	Returns "0"

4.3.2.8 DMA CH0 Data Port Register (Read Port)

Register Address location: 0x40031000

Reset Value: 0x00

Table 1-3.14: DMA CH0 Data Port Register (Read Port)

Name	Bit(s)	Type	Description
DMA CH0 Port	[31:0]	R	DMA CH0 Port (Read Port) RX FIFO Read Port

5 Programming steps:

1. Reset FIFO
2. M4 sets up DMA CH0 (FPGA Channel12) for Reading the Sensor data
3. M4 Enables the DMA for CH0
4. M4 Programs the Sensor Enable Register (0x4002000C)
5. When Sensor Enabled, FPGA IP reads the data from the AD7476A device and writes into the RX FIFO.
6. FPGA IP generates DREQ to the SDMA controller to read the data
7. When Read DMA is complete DMA Done Interrupt is generated
8. M4 repeats step 2 to 3 to set up the next DMA and capture the sensor data
9. FPGA IP continues to read the Data from AD7476A device till the Sensor is Enabled

6 Data Format (32 -bit DMA):

Sensor data:

Sensor Data1 [15:0]	Sensor Data0 [15:0]
Sensor Data3 [15:0]	Sensor Data2 [15:0]
Sensor Data5 [15:0]	Sensor Data4 [15:0]
Sensor Data7 [15:0]	Sensor Data6 [15:0]
.	.
.	.

7 Revision History

Date	Revision	Author	Description
21 Aug 2020	1.0	Randy O	Copied from a previous customer design. Modified for the QuickFeather board. Changed the device and revision ID's, modified pinout table in section 3.

8 Copyright and Trademark Information

All trademarks and / or trade names are property of their respective owners.

The information in this specification has been carefully reviewed for technical accuracy. However, QuickLogic does not take the responsibility for the accuracy of the included information. Quicklogic will not be held liable for damages which result from relying on the accuracy of the information contained in this specification. This specification is subject to change without notification.

If you find any errors or require additional explanation, please inform Quicklogic. All trademarks and / or trade names are property of their respective owners.

Copyright © 2016 QuickLogic

All rights reserved.

QuickLogic Corporation

2220 Lundy Ave.

Sunnyvale CA. 95131, USA