Semiconductor Memory Types


| Memory Type | Category | Erasure | Write Mechanism | Volatility |
|--|--------------------|---------------------------|-----------------|-------------|
| Random-access memory (RAM) | Read-write memory | Electrically, byte-level | Electrically | Volatile |
| Read-only memory (ROM) | Read-only memory | Not possible | Masks | |
| Programmable ROM (PROM) | | | Electrically | Nonvolatile |
| Erasable PROM (EPROM) | Read-mostly memory | UV light, chip-level | | |
| Electrically Erasable PROM (EEPROM) | | Electrically, byte-level | | |
| Flash memory | | Electrically, block-level | | |

Semiconductor Memory

RAM

- Misnamed as all semiconductor memory is random access
- —Read/Write
- —Volatile
- —Temporary storage
- —Static or dynamic

Memory Cell Operation




Dynamic RAM

- Bits stored as charge in capacitors
- Charges leak
- Need refreshing even when powered
- Simpler construction
- Smaller per bit
- Less expensive
- Need refresh circuits
- Slower
- Main memory
- Essentially analogue
 - Level of charge determines value

DRAM Operation


- Address line active when bit read or written
 - Transistor switch closed (current flows)
- Write
 - Voltage to bit line
 - High for 1 low for 0
 - —Then signal address line
 - Transfers charge to capacitor
- Read
 - Address line selected
 - transistor turns on
 - Charge from capacitor fed via bit line to sense amplifier
 - Compares with reference value to determine 0 or 1
 - Capacitor charge must be restored



Static RAM

- Bits stored as on/off switches
- No charges to leak
- No refreshing needed when powered
- More complex construction
- Larger per bit
- More expensive
- Does not need refresh circuits
- Faster
- Cache
- Digital
 - —Uses flip-flops

Static RAM Structure



- State 1
 - -C₁ high, C₂ low
 - $-T_1 T_4$ off, $T_2 T_3$ on
- State 0
 - $-C_2$ high, C_1 low
 - $-T_2 T_3$ off, $T_1 T_4$ on
- Address line transistors
 T₅ T₆ is switch
- Write apply value to B
 & compliment to B
- Read value is on line B

SRAM v DRAM

- Both volatile
 - Power needed to preserve data
- Dynamic cell
 - —Simpler to build, smaller
 - —More dense
 - —Less expensive
 - —Needs refresh
 - Larger memory units
- Static
 - -Faster
 - —Cache

Read Only Memory (ROM)

- Permanent storage
 - —Nonvolatile
- Microprogramming
- Library subroutines
- Systems programs (BIOS)
- Function tables


Types of ROM

- Written during manufacture
 - —Very expensive for small runs
- Programmable (once)
 - -PROM
 - Needs special equipment to program
- Read "mostly"
 - —Erasable Programmable (EPROM)
 - Erased by UV
 - —Electrically Erasable (EEPROM)
 - Takes much longer to write than read
 - —Flash memory
 - Erase whole memory electrically

Organisation in detail

- A 16Mbit chip can be organised as 1M of 16 bit words
- A bit per chip system has 16 slots of 1Mbit chip with bit 1 of each word in chip 1 and so on
- A 16Mbit chip can be organised as a 2048 x 2048 x 4bit array
 - Reduces number of address pins
 - Multiplex row address and column address
 - -11 pins to address ($2^{11}=2048$)
 - Adding one more pin doubles range of values so x4 capacity


Typical 16 Mb DRAM (4M x 4)




Refreshing

- Refresh circuit included on chip
- Disable chip
- Count through rows
- Read & Write back
- Takes time
- Slows down apparent performance


Packaging



256kByte Module Organisation



1MByte Module Organisation



Interleaved Memory

- Collection of DRAM chips
- Grouped into memory bank
- Banks independently service read or write requests
- K banks can service k requests simultaneously

Characteristics of Memory

- Location
- Capacity
- Unit of transfer
- Access method
- Performance
- Physical type
- Physical characteristics
- Organisation

Location

- CPU
- Internal
- External

Capacity

- Word size
 - —The natural unit of organisation
- Number of words
 - —or Bytes

Unit of Transfer

- Internal
 - —Usually governed by data bus width
- External
 - Usually a block which is much larger than a word
- Addressable unit
 - Smallest location which can be uniquely addressed
 - Word internally

Access Methods (1)

- Sequential
 - —Start at the beginning and read through in order
 - Access time depends on location of data and previous location
 - —e.g. tape
- Direct
 - Individual blocks have unique address
 - Access is by jumping to vicinity plus sequential search
 - Access time depends on location and previous location
 - -e.g. disk

Access Methods (2)

Random

- Individual addresses identify locations exactly
- Access time is independent of location or previous access
- -e.g. RAM


Associative

- Data is located by a comparison with contents of a portion of the store
- Access time is independent of location or previous access
- -e.g. cache

Memory Hierarchy

- Registers
 - -In CPU
- Internal or Main memory
 - —May include one or more levels of cache
 - -"RAM"
- External memory
 - Backing store

Memory Hierarchy - Diagram



Performance

- Access time
 - Time between presenting the address and getting the valid data
- Memory Cycle time
 - —Time may be required for the memory to "recover" before next access
 - —Cycle time is access + recovery
- Transfer Rate
 - —Rate at which data can be moved

Physical Types

- Semiconductor
 - -RAM
- Magnetic
 - -Disk & Tape
- Optical
 - -CD & DVD
- Others
 - -Bubble
 - —Hologram

Physical Characteristics

- Decay
- Volatility
- Erasable
- Power consumption

Organisation

- Physical arrangement of bits into words
- Not always obvious
- e.g. interleaved

Hierarchy List

- Registers
- L1 Cache
- L2 Cache
- Main memory
- Disk cache
- Disk


Cache

| Intel Pentium 4 | 256KB |
|--------------------|------------|
| Core 2 duo | 1MB |
| Intel i3 Processor | ЗМВ |
| Intel i5 Processor | 6МВ |
| Intel i5 Processor | 8 MB |

Cache


- Small amount of fast memory
- Sits between normal main memory and CPU
- May be located on CPU chip or module

Cache and Main Memory



(b) Three-level cache organization

Cache/Main Memory Structure




Block (K words)

Block


Cache operation – overview

- CPU requests contents of memory location
- Check cache for this data
- If present, get from cache (fast)
- If not present, read required block from main memory to cache
- Then deliver from cache to CPU
- Cache includes tags to identify which block of main memory is in each cache slot

Typical Cache Organization



Cache Read Operation - Flowchart



Cache Design

- Addressing
- Size
- Mapping Function
- Replacement Algorithm
- Write Policy
- Block Size
- Number of Caches

+ Cache Addresses


Virtual Memory

- Virtual memory
 - Facility that allows programs to address memory from a logical point of view, without regard to the amount of main memory physically available
 - When used, the address fields of machine instructions contain virtual addresses
 - —For reads to and writes from main memory, a hardware memory management unit (MMU) translates each virtual address into a physical address in main memory


Cache Addressing

- Where does cache sit?
 - Between processor and virtual memory management unit
 - Between MMU and main memory
- Logical cache (virtual cache) stores data using virtual addresses
 - Processor accesses cache directly, not thorough physical cache
 - Cache access faster, before MMU address translation
 - Virtual addresses use same address space for different applications
 - Must flush cache on each context switch
- Physical cache stores data using main memory physical addresses

Logical and Physical Cache



(a) Logical Cache



(b) Physical Cache

Figure 4.7 Logical and Physical Caches

Size does matter

- Cost
 - —More cache is expensive
- Speed
 - —More cache is faster (up to a point)
 - —Checking cache for data takes time

Comparison of Cache Sizes

| Processor | Туре | Year of Introduction | L1 cache | L2 cache | L3 cache |
|-----------------|-----------------------------------|-------------------------|---------------|----------------|----------|
| IBM 360/85 | Mainframe | 1968 | 16 to 32 KB | | |
| PDP-11/70 | Minicomputer | 1975 | 1 KB | | _ |
| VAX 11/780 | Minicomputer | 1978 | 16 KB | _ | _ |
| IBM 3033 | Mainframe | 1978 | 64 KB | _ | _ |
| IBM 3090 | Mainframe | 1985 | 128 to 256 KB | _ | _ |
| Intel 80486 | PC | 1989 | 8 KB | _ | _ |
| Pentium | PC | 1993 | 8 KB/8 KB | 256 to 512 KB | _ |
| PowerPC 601 | PC | 1993 | 32 KB | — | |
| PowerPC 620 | PC | 1996 | 32 KB/32 KB | _ | |
| PowerPC G4 | PC/server | 1999 | 32 KB/32 KB | 256 KB to 1 MB | 2 MB |
| IBM S/390 G4 | Mainframe | 1997 | 32 KB | 256 KB | 2 MB |
| IBM S/390 G6 | Mainframe | 1999 | 256 KB | 8 MB | |
| Pentium 4 | PC/server | 2000 | 8 KB/8 KB | 256 KB | _ |
| IBM SP | High-end server/ supercomputer | 2000 | 64 KB/32 KB | 8 MB | _ |
| CRAY MTAb | Supercomputer | 2000 | 8 KB | 2 MB | _ |
| Itanium | PC/server | 2001 | 16 KB/16 KB | 96 KB | 4 MB |
| SGI Origin 2001 | High-end server | 2001 | 32 KB/32 KB | 4 MB | _ |
| Itanium 2 | PC/server | 2002 | 32 KB | 256 KB | 6 MB |
| IBM POWER5 | High-end server | 2003 | 64 KB | 1.9 MB | 36 MB |
| CRAY XD-1 | Supercomputer | 2004 | 64 KB/64 KB | 1MB | _ |

Mapping Function

- Cache of 64kByte
- Cache block of 4 bytes
 - -i.e. cache is 16k (2^{14}) lines of 4 bytes
- 16MBytes main memory
- 24 bit address

$$-(2^{24}=16M)$$

Direct Mapping


- Each block of main memory maps to only one cache line
 - i.e. if a block is in cache, it must be in one specific place
- Address is in two parts
- Least Significant w bits identify unique word
- Most Significant s bits specify one memory block
- The MSBs are split into a cache line field r and a tag of s-r (most significant)

Direct Mapping Address Structure

| Tag s-r | Line or Slot r | Word w |
|---------|----------------|--------|
| 8 | 14 | 2 |

- 24 bit address
- 2 bit word identifier (4 byte block)
- 22 bit block identifier
 - -8 bit tag (=22-14)
 - 14 bit slot or line
- No two blocks in the same line have the same Tag field
- Check contents of cache by finding line and checking Tag


Direct Mapping from Cache to Main Memory




Direct Mapping Cache Line Table

| Cache line | Main Memory blocks held |
|------------|-------------------------|
| 0 | 0, m, 2m, 3m2s-m |
| 1 | 1,m+1, 2m+12s-m+1 |
| | |
| m-1 | m-1, 2m-1,3m-12s-1 |

Direct Mapping Cache Organization



Direct Mapping Example



Direct Mapping Summary

- Address length = (s + w) bits
- Number of addressable units = 2^{s+w} words or bytes
- Block size = line size = 2^w words or bytes
- Number of blocks in main memory = $^{2s+}$ $^{w}/2^{w} = 2^{s}$
- Number of lines in cache = m = 2^r
- Size of tag = (s r) bits


Direct Mapping pros & cons

- Simple
- Inexpensive
- Fixed location for given block
 - If a program accesses 2 blocks that map to the same line repeatedly, cache misses are very high


Associative Mapping

- A main memory block can load into any line of cache
- Memory address is interpreted as tag and word
- Tag uniquely identifies block of memory
- Every line's tag is examined for a match
- Cache searching gets expensive


Associative Mapping from Cache to Main Memory



Fully Associative Cache Organization



Associative Mapping Example



Associative Mapping Address Structure

Tag 22 bit

Word 2 bit

- 22 bit tag stored with each 32 bit block of data
- Compare tag field with tag entry in cache to check for hit
- Least significant 2 bits of address identify which 8 bit word is required from 32 bit data block
- e.g.

Address

Tag

Data

Cache line

— FFFFFC

3FFFFF

24682468

3FFF

Associative Mapping Summary

- Address length = (s + w) bits
- Number of addressable units = 2^{s+w} words or bytes
- Block size = line size = 2^w words or bytes
- Number of blocks in main memory = 2^{s+}
 w/2^w = 2^s
- Number of lines in cache = undetermined
- Size of tag = s bits


Set Associative Mapping

- Cache is divided into a number of sets
- Each set contains a number of lines
- A given block maps to any line in a given set
 - —e.g. Block B can be in any line of set i
- e.g. 2 lines per set
 - —2 way associative mapping
 - —A given block can be in one of 2 lines in only one set


Set Associative Mapping Example

- 13 bit set number
- Block number in main memory is modulo
 2¹³
- 000000, 00A000, 00B000, 00C000 ... map to same set


Mapping From Main Memory to Cache: v Associative



Mapping From Main Memory to Cache: k-way Associative



K-Way Set Associative Cache Organization




Set Associative Mapping Address Structure

Tag 9 bit Set 13 bit Word 2 bit

- Use set field to determine cache set to look in
- Compare tag field to see if we have a hit
- e.g

| —Address | Tag | Data | Set number |
|-----------|-----|----------|------------|
| −1FF 7FFC | 1FF | 12345678 | 1FFF |
| -001 7FFC | 001 | 11223344 | 1FFF |

Two Way Set Associative Mapping Example




Set Associative Mapping Summary

- Address length = (s + w) bits
- Number of addressable units = 2^{s+w} words or bytes
- Block size = line size = 2^w words or bytes
- Number of blocks in main memory = 2^d
- Number of lines in set = k
- Number of sets = $v = 2^d$
- Number of lines in cache = kv = k * 2^d
- Size of tag = (s d) bits

Direct and Set Associative Cache Performance Differences

- Significant up to at least 64kB for 2-way
- Difference between 2-way and 4-way at 4kB much less than 4kB to 8kB
- Cache complexity increases with associativity
- Not justified against increasing cache to 8kB or 16kB
- Above 32kB gives no improvement
- (simulation results)

Figure 4.16
Varying Associativity over Cache Size



- ___ direct
- 🚃 2-way
- 4-way
- 8-way
- 16-way

Replacement Algorithms (1) Direct mapping

- No choice
- Each block only maps to one line
- Replace that line

Replacement Algorithms (2) Associative & Set Associative

- Hardware implemented algorithm (speed)
- Least Recently used (LRU)
- e.g. in 2 way set associative
 - —Which of the 2 block is Iru?
- First in first out (FIFO)
 - -replace block that has been in cache longest
- Least frequently used
 - -replace block which has had fewest hits
- Random


Line Size

- Retrieve not only desired word but a number of adjacent words as well
- Increased block size will increase hit ratio at first
 the principle of locality
- Hit ratio will decreases as block becomes even bigger
 - Probability of using newly fetched information becomes less than probability of reusing replaced
- Larger blocks
 - Reduce number of blocks that fit in cache
 - Data overwritten shortly after being fetched
 - Each additional word is less local so less likely to be needed
- No definitive optimum value has been found
- 8 to 64 bytes seems reasonable
- For HPC systems, 64- and 128-byte most common

Multilevel Caches

- High logic density enables caches on chip
 - —Faster than bus access
 - Frees bus for other transfers
- Common to use both on and off chip cache
 - —L1 on chip, L2 off chip in static RAM
 - —L2 access much faster than DRAM or ROM
 - —L2 often uses separate data path
 - —L2 may now be on chip
 - —Resulting in L3 cache
 - Bus access or now on chip...

Hit Ratio (L1 & L2) For 8 kbytes and 16 kbyte L1



Unified v Split Caches

- One cache for data and instructions or two, one for data and one for instructions
- Advantages of unified cache
 - —Higher hit rate
 - Balances load of instruction and data fetch
 - Only one cache to design & implement
- Advantages of split cache
 - Eliminates cache contention between instruction fetch/decode unit and execution unit
 - Important in pipelining