

Experiment 2 Lab Report

EEE3342C - 00012

Yousef Awad

January 2025

Contents

Equipment	2
Objective	2
Part 2: Simple Boolean Network Testbench	2
Part 3: Complex Boolean Network Testbench	5
Part 4: Application for Circuit Debugging	10
Conclusion	13

Equipment

For this experiment a computer running Linux 6.12.9 was used alongside the Xilinx Vivado 2024.2 software, alongside an FPGA board, the BASYS 3 development board. The board specifically only used to ensure the simulation by the Vivado software was accurate in the real world, as well as to verify the simulation software wasn't incorrect.

Objective

The objective for this lab was to explain and show how to create efficient test benches that are modular in nature as well as the methodology via the creation and analysis of given Verilog testbenches. This was specifically done, so that it can easily be scaled to multiple input sizes for whatever circuit is made, as well as specific practical tasks such as 2 circuits below and via debugging a third.


Part 2: Simple Boolean Network Testbench

The circuit given for this part was the following:

$$\neg[(A \wedge B) \vee \neg(C \vee D)]$$

Of which has the following given schematic:

Figure 1:



And when compiled into a truth table with the inputs of A, B, C, D and an output of F, would be the following:

Truth Table

<i>A</i>	<i>B</i>	<i>C</i>	<i>D</i>	<i>F</i>
<i>F</i>	<i>F</i>	<i>F</i>	<i>F</i>	0
<i>F</i>	<i>F</i>	<i>F</i>	<i>T</i>	1
<i>F</i>	<i>F</i>	<i>T</i>	<i>F</i>	1
<i>F</i>	<i>F</i>	<i>T</i>	<i>T</i>	1
<i>F</i>	<i>T</i>	<i>F</i>	<i>F</i>	0
<i>F</i>	<i>T</i>	<i>F</i>	<i>T</i>	1
<i>F</i>	<i>T</i>	<i>T</i>	<i>F</i>	1
<i>F</i>	<i>T</i>	<i>T</i>	<i>T</i>	1
<i>T</i>	<i>F</i>	<i>F</i>	<i>F</i>	0
<i>T</i>	<i>F</i>	<i>F</i>	<i>T</i>	1
<i>T</i>	<i>F</i>	<i>T</i>	<i>F</i>	1
<i>T</i>	<i>F</i>	<i>T</i>	<i>T</i>	1
<i>T</i>	<i>T</i>	<i>F</i>	<i>F</i>	0
<i>T</i>	<i>T</i>	<i>F</i>	<i>T</i>	0
<i>T</i>	<i>T</i>	<i>T</i>	<i>F</i>	0
<i>T</i>	<i>T</i>	<i>T</i>	<i>T</i>	0

And when written up in verilog, has the following text:

```

module BOOL_NETWORK(
    input A, B, C, D,
    output F
);
    wire andAB, orCD;

    assign andAB = A & B;
    assign orCD = (C | D);

    assign F = ~(andAB | (~orCD));

endmodule

```

And when tested, used the following testbench, after reading through part 1 of the experiment manual:

```
module bool_tb();
    parameter NUMIN = 4;
    reg[NUMIN - 1:0] count;
    integer i;

    reg a, b, c, d;
    wire out;

    BOOL_NETWORK UUT(.A(a), .B(b), .C(c), .D(d), .OUT(out));

    initial begin
        count = 0; // setting count to 000
        for (i = 0; i < 2**NUMIN; i = i + 1)begin
            a = count[3];
            b = count[2];
            c = count[1];
            d = count[0];
            count = count + 1;
            #10;
        end
    end
endmodule
```

And, when simulated to confirm the truth table above to be true or false, it gave out the following waveform:

Figure 2:



Of which perfectly shows that the truth table compiled above for the circuit is accurately shown in the simulation on Vivado. To ensure, even further, I then pushed the bitstream generated onto the BASYS board to manually enter and double check the simulation/truth table proper by flicking every possible combination.


Part 3: Complex Boolean Network Testbench

The circuit given for this part was the following:

$$[C \vee \neg(A \wedge B)] \oplus [\neg(D \vee E) \wedge \neg C]$$

Of which has the following given schematic:

Figure 3:



And when compiled into a truth table with the inputs of A, B, C, D, E, and an output of F would be the following:

Truth Table

<i>A</i>	<i>B</i>	<i>C</i>	<i>D</i>	<i>E</i>	<i>F</i>
<i>F</i>	<i>F</i>	<i>F</i>	<i>F</i>	<i>F</i>	0
<i>F</i>	<i>F</i>	<i>F</i>	<i>F</i>	<i>T</i>	1
<i>F</i>	<i>F</i>	<i>F</i>	<i>T</i>	<i>F</i>	1
<i>F</i>	<i>F</i>	<i>F</i>	<i>T</i>	<i>T</i>	1
<i>F</i>	<i>F</i>	<i>T</i>	<i>F</i>	<i>F</i>	1
<i>F</i>	<i>F</i>	<i>T</i>	<i>F</i>	<i>T</i>	1
<i>F</i>	<i>F</i>	<i>T</i>	<i>T</i>	<i>F</i>	1
<i>F</i>	<i>F</i>	<i>T</i>	<i>T</i>	<i>T</i>	1
<i>F</i>	<i>T</i>	<i>F</i>	<i>F</i>	<i>F</i>	0
<i>F</i>	<i>T</i>	<i>F</i>	<i>F</i>	<i>T</i>	1
<i>F</i>	<i>T</i>	<i>F</i>	<i>T</i>	<i>F</i>	1
<i>F</i>	<i>T</i>	<i>F</i>	<i>T</i>	<i>T</i>	1
<i>F</i>	<i>T</i>	<i>T</i>	<i>F</i>	<i>F</i>	1
<i>F</i>	<i>T</i>	<i>T</i>	<i>F</i>	<i>T</i>	1
<i>F</i>	<i>T</i>	<i>T</i>	<i>T</i>	<i>F</i>	1
<i>F</i>	<i>T</i>	<i>T</i>	<i>T</i>	<i>T</i>	1
<i>T</i>	<i>F</i>	<i>F</i>	<i>F</i>	<i>F</i>	0
<i>T</i>	<i>F</i>	<i>F</i>	<i>F</i>	<i>T</i>	1
<i>T</i>	<i>F</i>	<i>F</i>	<i>T</i>	<i>F</i>	1
<i>T</i>	<i>F</i>	<i>F</i>	<i>T</i>	<i>T</i>	1
<i>T</i>	<i>F</i>	<i>T</i>	<i>F</i>	<i>F</i>	1
<i>T</i>	<i>F</i>	<i>T</i>	<i>F</i>	<i>T</i>	1
<i>T</i>	<i>F</i>	<i>T</i>	<i>T</i>	<i>F</i>	1
<i>T</i>	<i>F</i>	<i>T</i>	<i>T</i>	<i>T</i>	1
<i>T</i>	<i>T</i>	<i>F</i>	<i>F</i>	<i>F</i>	1
<i>T</i>	<i>T</i>	<i>F</i>	<i>F</i>	<i>T</i>	0
<i>T</i>	<i>T</i>	<i>F</i>	<i>T</i>	<i>F</i>	0
<i>T</i>	<i>T</i>	<i>F</i>	<i>T</i>	<i>T</i>	0
<i>T</i>	<i>T</i>	<i>T</i>	<i>F</i>	<i>F</i>	1
<i>T</i>	<i>T</i>	<i>T</i>	<i>F</i>	<i>T</i>	1
<i>T</i>	<i>T</i>	<i>T</i>	<i>T</i>	<i>F</i>	1
<i>T</i>	<i>T</i>	<i>T</i>	<i>T</i>	<i>T</i>	1

And when written up in verilog, has the following text:

```

module COMPLEX_BOOL_NETWORK(
    input A, B, C, D, E,
    output OUT // F
);
    wire w1, w2, w3, w4;

    assign w1 = ~(A & B);
    assign w2 = ~(D | E);
    assign w3 = w1 | C;
    assign w4 = w2 & (~C);

    assign OUT = w3 ^ w4;

endmodule

```

And when tested, used the following testbench, after adapting the testbench from the last part (part 2):

```

module complex_bool_tb();
    parameter NUMIN = 5;
    reg[NUMIN - 1:0] count;
    integer i;

    reg a, b, c, d, e;
    wire out; // F

    COMPLEX_BOOL_NETWORK UUT(.A(a), .B(b), .C(c), .D(d), .E(e), .OUT(out));


    initial begin
        count = 0;
        for (i = 0; i < 2**NUMIN; i = i + 1) begin
            a = count[4];
            b = count[3];
            c = count[2];
            d = count[1];
            e = count[0];

            count = count + 1;
            #10;
        end
    end
endmodule

```


And, when simulated to confirm the truth table above to be true or false, it gave out the following waveform:

Figure 4:



Of which perfectly shows that the truth table compiled above for the circuit is accurately shown in the simulation on Vivado. To ensure, even further, I then pushed the bitstream generated onto the BASYS board to manually enter and double check the simulation/truth table proper by flicking every possible combination.

Part 4: Application for Circuit Debugging

In this part, we were given a faulty RTL code below, with them stating that w1, w2, and w3 are valid and true while the assign statements for X and Y are faulty.

```
module logic_top(  
    input A, B, C,  
    output X, Y  
);  
    wire w1, w2, w3;  
  
    assign w1 = A ^ B;  
    assign w2 = C & w1;  
    assign w3 = A & B;  
  
    assign X = C | w1;  
    assign Y = w2 & w3;  
endmodule
```

As well as given the following truth table for the expected/wanted outputs of X and Y:

A	B	C	X	Y
F	F	F	F	F
F	F	T	T	F
F	T	F	T	F
F	T	T	F	T
T	F	F	T	F
T	F	T	F	T
T	T	F	F	T
T	T	T	T	T

Now, to find out what the solutions for X and Y are, I proceeded to try and find out the truth table for w1, w2, and w3, as listed below:

A	B	C	w1	w2	w3
F	F	F	F	F	F
F	F	T	F	F	F
F	T	F	T	F	F
F	T	T	T	T	F
T	F	F	T	F	F
T	F	T	T	F	F
T	T	F	F	F	T
T	T	T	F	F	T

When analyzing this table, and comparing it to the X and Y table above it, I then deduced that the answer to the assignment of X and Y are the following:

```
assign X = C ^ w1;
assign Y = w2 | w3;
```

And when tested with the following testbench I made, it generated the following waveform, correctly showing the waveform/truth table wanted.

```
module circuit_debugging_tb();
    parameter NUMIN = 3;
    reg[NUMIN - 1:0] count;
    integer i;

    reg a, b, c; // inputs are registers
    wire x, y; // wires are outputs

    CIRCUIT_DEBUGGING UUT(.A(a), .B(b), .C(c), .X(x), .Y(y));

    initial begin
        count = 0;
        for (i = 0; i < 2**NUMIN; i = i + 1) begin
            a = count[2];
            b = count[1];
            c = count[0];


            count = count + 1;
            #10;
        end
    end
endmodule
```

Figure 5:




And, for reference, can be compared to the waveform before the change:

Figure 6:



As well as generated the following schematic and boolean algebra equation proper:

Figure 7:



$$X = C \oplus (A \oplus B)$$

$$Y = [C \wedge (A \oplus B)] \wedge (A \wedge B)$$

Conclusion

This experiment refined as well as explained further how testbenches work, as well as their importance in why testing circuits is important to ensure functionality. Alongside this, it practically improved my skills in writing RTL as well as debugging via truth tables, so as to ensure a proper output is designed.