Experiment 2 Lab Report $_{\rm EEE3342C}$ - $_{\rm 00012}$

Yousef Awad

January 2025

Contents

Equipment	2			
Objective	2			
Part 1: Half/Full Adder Half Adder	2 2 5			
Part 1: 8-Bit Ripple Carry Adder				
Conclusion	9			

Equipment

For this experiment a computer running Linux 6.12.13 was used alongside the Xilinx Vivado 2024.2 software, alongside an FPGA board, the BASYS 3 development board. The board specifically only used to ensure the simulation by the Vivado software was accurate in the real world, as well as to verify the simulation software wasn't incorrect.

Objective

Part 1: Half/Full Adder

Half Adder

The circuit given for this part was the following:

$$\neg[(A \land B) \lor \neg(C \lor D)]$$

Of which has the following given schematic: And when compiled into a truth

Figure 1: Schematic for Half Adder




table with the inputs of A, B, and an output of Carry, would be the following:

Truth Table for Half Adder

	A	B	Output	Carry
	F	F	F	F
l	F	T	T	F
	T	F	T	F
	T	T	F	T


And when written up in verilog, has the following text: And when tested, used the following testbench, after reading through part 1 of the experiment manual:


```
module testbench();
parameter numin = 2;
```

```
integer i;
       reg[numin - 1:0] count;
       reg a, b;
       wire carry, sum;
       half_adder UUT(.A(a), .B(b), .Carry(carry), .Sum(sum));
11
       initial begin
12
           count = 0;
13
           for ( i = 0; i < 2**numin; i = i + 1 ) begin</pre>
14
                assign a = count[1];
15
                assign b = count[0];
17
                count = count + 1;
18
                #10;
19
           end
20
       end
^{21}
22
  \verb"endmodule"
```

Listing 1: test

And, when simulated to confirm the truth table above to be true or false, it gave out the following waveform: Of which perfectly shows that the truth table






compiled above for the circuit is accurately shown in the simulation on Vivado. To ensure, even further, I then pushed the bitstream generated onto the BASYS

board to manually enter and double check the simulation/truth table proper by flicking every possible combination.

Full Adder

The circuit schematic given for this part was the following: And when written

Figure 3: Schematic for Full Adder



up in verilog, has the following text:

Listing 2: test

And when tested, used the following testbench, after reading through part 1 of the experiment manual:

```
module testbench();
      parameter numin = 2;
      integer i;
      reg[numin - 1:0] count;
      reg a, b, carryIN;
      wire carry, sum;
      full_adder UUT(.A(a), .B(b), .CarryIN(carryIN), .
          CarryOUT(carry), .Sum(sum));
10
11
      initial begin
12
          count = 0;
13
          for ( i = 0; i < 2**numin; i = i + 1 ) begin
14
               assign a = count[1];
15
               assign b = count[0];
16
               assign carryIN = 0;
17
18
               count = count + 1;
```

```
20 #10;
21 end
22 end
23
24 endmodule
```

Listing 3: test

And, when simulated, it gave out the following correct waveform: To ensure,



even further past the given truth table in lab report, I then pushed the bitstream generated onto the BASYS board to manually enter and double check the simulation proper by flicking every possible combination.

Part 1: 8-Bit Ripple Carry Adder

The schematic was designed as following: And when written up in verilog, has

Figure 5: Schematic for 8 Bit Ripple Carry Adder

the following text:

```
module eight_bit_ripple_adder(
           input[7:0] A, B,
           input CarryIN,
           output[7:0] Sum,
           output CarryOUT
      );
      wire[8:0] carry;
      assign carry[0] = CarryIN;
10
11
      genvar i;
12
13
      generate
14
           for ( i = 0; i < 8; i = i + 1 ) begin
15
               full_adder a(.A(A[i]), .B(B[i]), .CarryIN(carry[
16
                   i]), .CarryOUT(carry[i + 1]), .Sum(Sum[i]));
           \verb"end"
17
18
      endgenerate
19
      assign CarryOUT = carry[8];
20
21
  endmodule
```

Listing 4: test

And when tested, used the following testbench, after reading through part 1 of the experiment manual:

```
module testbench_part2();
parameter numin = 8;
```

```
reg[numin - 1:0] a, b;
      reg carryIN;
      wire[numin - 1:0] sum;
      wire carryOUT;
      eight_bit_ripple_adder UUT(.A(a), .B(b), .CarryIN(
          carryIN), .CarryOUT(carryOUT), .Sum(sum));
10
      initial begin
11
           assign a = 8'b11001011;
12
           assign b = 8'b10101010;
13
           assign carryIN = 0;
14
           #10;
15
           assign carryIN = 1;
16
           #10
17
           assign a = 0;
18
           assign b = 0;
19
           assign carryIN = 0;
20
21
       end
22
  endmodule
```

Listing 5: test

And, when simulated to confirm the addition of 170 and 203 (assuming it is unsigned) above to be 75 Carry 1 as it overflows and switches sign, it gave out the following waveform: Of which perfectly shows the correct result to be 75 or

Figure 6: Waveform for Addition of 170 and 203



76 of which is in binary either 01001011 or 01001100, depending on the carry in value with a carry out of 1 meaning it overflowed.

Conclusion