Schematics of the non-digital benchmark circuits


(listed in alphabetical order)

Disclaimer:


THIS FILE IS PROVIDED "AS IS" AND WITH: (A) NO WARRANTY OF ANY KIND, express, implied or statutory, including any implied warranties of merchantability or fitness for a particular purpose, which Mentor Graphics disclaims to the maximum extent permitted by applicable law; and (B) NO INDEMNIFICATION FOR INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS. LIMITATION OF LIABILITY: IN NO EVENT SHALL MENTOR GRAPHICS OR ITS LICENSORS BE LIABLE FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES (INCLUDING LOST PROFITS OR SAVINGS) WHATSOEVER, WHETHER BASED ON CONTRACT, TORT OR ANY OTHER LEGAL THEORY, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

© 2017 Mentor Graphics Corporation. All rights reserved.


ADC8B1




BANDGAP1




COMP1







DAC8B1




OPAMP1




OSC1




PLL1




POR1



TRAN



VREG1



1.8V voltage regulator (Vout = 3/2 x Vref)