A. Write Verilog code that describes a +ve edge triggered DFF with asynchronous active high reset.
B. Write test bench to simulate the DFF in A.