

- A. Write the verilog code for a +ve edge triggered JK Flipflop with active high synchronous reset.
- B. Write its testbench. Use all possible combinations of inputs to test its working.