

Digital systems ENCS2340

Project Report

<u>Design and Implementation of</u> <u>a Simple ALU using Verilog HDL</u>

1st semester 2023/2024

Instructor: Dr. Yazan Abo Farha

Prepared by: Qusay Bider

ID: 1220649

Table of Contents

Introduction:	3
Used components:	4
Full Adder:	4
Addition:	5
Subtraction:	6
Bitwise AND:	7
Bitwise OR:	8
ALU Implementation:	9
Data Flow_ALU:	9
Behavioral ALU:	11

Introduction:

In this project, you will design a simple Arithmetic Logic Unit (ALU) using Verilog Hardware Description Language (HDL). The ALU should be capable of performing four basic arithmetic and logic operations: addition, subtraction, bitwise AND, and bitwise OR.


ALU:

An Arithmetic Logic Unit (ALU) is a digital electronic circuit that performs arithmetic and bitwise operations on integer binary numbers. It differs from a Floating-Point Unit (FPU), which handles floating-point numbers. The ALU is a crucial component in various computing circuits, including the Central Processing Unit (CPU) in computers, Floating-Point Units (FPUs), and Graphics Processing Units (GPUs). It's important to note that a single CPU, FPU, or GPU may contain multiple ALUs.

Used components:

Full Adder:

Full _Adder circuit has two inputs: X and Y it calculates the summation of them and set it as output (sum).




Code:

```
module Full_Adder(output cout, sum, input a,b,c);//Definition of variables entering and exiting FullAdder


wire w1,w2,w3; // Definition of wires to be used between gates

and(w1,a,b);
xor(w2,a,b); //xor outputs cout and passes it using w2 to the next operation
and(w3,w2,c);
xor(sum,w2,c); |
or(cout,w1,w3); //or outputs cout
endmodule
```



Addition:


Binary adders are implemented to add two binary numbers. So, in order to add two 4-bit binary numbers, we will need to use 4 full-adders. The connection of full-adders to create binary adder circuit is discussed in block diagram below.



Code:


```
module Addition(output cout,OverFlow,output[3:0]result,input[3:0]a,b,input bin);//Definition of variables entering and exiting
wire [2:0]w;// Definition of wires to be used between Full Adder

Full_Adder(w[0],result[0],a[0],b[0],bin);
Full_Adder(w[1],result[1],a[1],b[1],w[0]);
Full_Adder(w[2],result[2],a[2],b[2],w[1]);
Full_Adder(cout,result[3],a[3],b[3],w[2]);
xor(OverFlow,w[2],cout);//In this process we are Check the OverFlow that out from the last to carry endmodule
```




Subtraction:

Subtractor circuit has three inputs: X & Y & bin it calculates the difference between them as (X - Y) and sets it as output (result) and put the carry in Cout and also check the Overflow .




Code:



Bitwise AND:

This block has two n-bit inputs (a and b), and one output (result), The bitwise And circuit check a and b bit by bit, if they are both one, the result of this bit in the f output will be one, otherwise, it will be zero.



Code:


```
module Bitwise_And(output[3:0] result,input[3:0]a,b);//Definition of variables entering and exiting the And gate

and(result[0],a[0],b[0]);/*In the first And gate the in put is a[0]&b[0] , the gate do the and opration between
them and out the result in result [0]*/
and(result[1],a[1],b[1]);

and(result[2],a[2],b[2]);


and(result[3],a[3],b[3]);

endmodule
```




Bitwise OR:

This block has two n-bit inputs (a and b), and one output (result), The bitwise OR circuit check a and b bit by bit, if they are both zero, the result of this bit in the f output will be zero, otherwise, it will be one.



Code:




ALU Implementation:

This project is designed to do multiple tasks on n-bits binary numbers as shown in the table below.

ALU Function code	ALU Output (Result)	ALU Symbol
000	(X + Y)	X
001	(X – Y)	n /n
010	(X & Y)	
011	(X Y)	OPCODE Status
101	NO Output	ALU
110	NO Output	
111	NO Output	↓ Result

Data Flow ALU:

The ALU is the combinational circuit responsible for all the arithmetic operations in a digital computer, containing the half adder, subtractor, and multiplier. The ALU designed per this project is a limited 4-bit.



Code:

```
module DataFlow_ALU(output cout_Add,output cout_Sub,OverFlow_add,OverFlow_Sub,output[3:0]result,input[3:0]a,b,input carray,input[2:0]op);
//Definition of variables entering and exiting

wire[3:0] wireOR,wireAnd,wireAdd,wireSub;// Definition of wires to be used between the opration

Addition(cout_Add,OverFlow_add,wireAdd,a,b,carray);//The result of first opration (A+b)

Subtraction(cout_Sub,Overflow_Sub,wireSub,a,b,carray);//The result of secound opration (A-b)

Bitwise_And(wireAnd,a,b);//The result of third opration (A\bb)


Bitwise_OR(wireOR,a,b);//The result of four opration (A|b)

assign result = (op==3'b001)?wireSub:
(op=3'b001)?wireSub:
(op=3'b001)?wireAnd:
(op=3'b001)?wireOR:3'bz;

endmodule
```

		0 ps 10.0 ns	20.0 ns	30.0 ns 40	.0 ns 50.0 ns	60.0 ns 70.0 ns	80.0	ns 90.0 ns	100.0 ns 110.0 ns	120,0 ns 130,0 ns	140,0 ns 150,0 ns 160.
	Name	0 ps J									
™ 0	± a	0000 X 0	001 X 0010	X 0011	X 0100 X 0101	X 0110 X 01	11 X	1000 🗶 1001	X 1010 X 101	1 1100 1101	X 1110 X 1111 X
i 5 5	 b	0000	X	0001	0010	0011	X	0100	0101	0110	X 0111 X
□ 10	carray				1		\neg				
№ 11	± op	000	X	001	X 010	X 011	X	100	X 101	X 110	X 111 X
15	cout_Add								_		
16 16	Flow_add						\neg				
17	cout_Sub										
	flow_Sub										
	± result	0000	0001	0010	0000	0111	X			ZZZZ	X

Behavioral ALU:



Code:

```
module Behavioral_ALU (output reg Cout_Add,Cout_Sub,output reg OverFlow_Add,output reg Overflow_Sub,output reg [3:0] z
|,input [3:0] a, b,input [2:0] F,input cin);
     wire [3:0] wireAdd, wireSub, wireAnd, wireOR;
wire [1:0]wireCout;
     wire wireOverflow_Add, wireOverflow_Sub;
     Addition(wireCout[0], wireOverflow_Add, wireAdd, a, b, cin);
Subtraction(wireCout[1], wireOverflow_Sub, wireSub, a, b, cin);
Bitwise_And(wireAnd, a, b);
10
11
12
    Bitwise_OR(wireOR, a, b);
13
14 = always @(*) begin
15 = case(F)
                3'b000: begin
16 ≡
17
18
                     z = wireAdd;
                     Cout Add = wireCout[0];
                     OverFlow Add = wireOverflow Add;
20
21
22 =
23
                3'b001: begin
                     z = wireSub;
                     Cout_Sub = wireCout[1];
Overflow_Sub = wireOverflow_Sub;
24
25
26
26
27
28 ■
                   3'b010: begin
29
                        z = wireAnd;
30
31
                   end
                   3'b011: begin
32
     z = wireOR;
33
34
                   end
35
                   default:z =3'bz;
36
37
38
              endcase
       end
39
40
       endmodule
41
42 ≡
```

