



Digital systems ENCS2340

Project Report

*Design and Implementation of
a Simple ALU using Verilog HDL*

1st semester 2023/2024

Instructor: Dr. Yazan Abo Farha

Prepared by: Qusay Bider

ID: 1220649

Table of Contents

Introduction:	3
Used components:	4
Full Adder:	4
Addition:	5
Subtraction:	6
Bitwise AND:	7
Bitwise OR:	8
ALU Implementation:	9
Data Flow_ALU:	9
Behavioral ALU:	11

Introduction:

In this project, you will design a simple Arithmetic Logic Unit (ALU) using Verilog Hardware Description Language (HDL). The ALU should be capable of performing four basic arithmetic and logic operations: addition, subtraction, bitwise AND, and bitwise OR.


ALU:

An Arithmetic Logic Unit (ALU) is a digital electronic circuit that performs arithmetic and bitwise operations on integer binary numbers. It differs from a Floating-Point Unit (FPU), which handles floating-point numbers. The ALU is a crucial component in various computing circuits, including the Central Processing Unit (CPU) in computers, Floating-Point Units (FPUs), and Graphics Processing Units (GPUs). It's important to note that a single CPU, FPU, or GPU may contain multiple ALUs.

Used components:

Full Adder:


Full _Adder circuit has two inputs: X and Y it calculates the summation of them and set it as output (sum).



Code:


```
1 module Full_Adder(output cout,sum,input a,b,c); //Definition of variables entering and exiting FullAdder
2
3 wire w1,w2,w3; // Definition of wires to be used between gates
4
5 and(w1,a,b);
6 xor(w2,a,b); //xor outputs cout and passes it using w2 to the next operation
7 and(w3,w2,c);
8 xor(sum,w2,c); |
9 or(cout,w1,w3); //or outputs cout
10 endmodule
```

Simulation:



Addition:


Binary adders are implemented to add two binary numbers. So, in order to add two 4-bit binary numbers, we will need to use 4 **full-adders**. The connection of full-adders to create binary adder circuit is discussed in block diagram below.



Code:


```
1 module Addition(output cout,Overflow,output[3:0]result,input[3:0]a,b,input bin);//Definition of variables entering and exiting .....
2 wire [2:0]w;// Definition of wires to be used between Full Adder
3
4 Full_Adder(w[0],result[0],a[0],b[0],bin);
5 Full_Adder(w[1],result[1],a[1],b[1],w[0]);
6 Full_Adder(w[2],result[2],a[2],b[2],w[1]);
7 Full_Adder(cout,result[3],a[3],b[3],w[2]);
8 xor(Overflow,w[2],cout);//In this process we are Check the Overflow that out from the last to carry
9 endmodule
```

Simulation:



Subtraction:

Subtractor circuit has three inputs: X & Y & bin it calculates the difference between them as $(X - Y)$ and sets it as output (result) and put the carry in Cout and also check the Overflow .




Code:

```
module Subtraction(output cout,OverFlow,output[3:0]result,input[3:0]a,b,input bin); //Definition of variables entering and exiting Subtraction

wire [2:0]w;//Definition the wire that used between the The Full_Adder


Full_Adder(w[0],result[0],a[0],~b[0],bin);// bin is the first carry that take the value 1 to get the second
Full_Adder(w[1],result[1],a[1],~b[1],w[0]);// (~)its used to get the one complement for the second input .
Full_Adder(w[2],result[2],a[2],~b[2],w[1]);
Full_Adder(cout,result[3],a[3],~b[3],w[2]);
xor(OverFlow,w[2],cout);//In this process we are Check the OverFlow that out from the last to carry
endmodule
```

Simulation:



Bitwise AND:


This block has two n-bit inputs (a and b), and one output (result), The bitwise And circuit check a and b bit by bit, if they are both one, the result of this bit in the f output will be one, otherwise, it will be zero.



Code:


```
1 module Bitwise_And(output[3:0] result,input[3:0]a,b);//Definition of variables entering and exiting the And gate
2
3 and(result[0],a[0],b[0]);/*In the first And gate the in put is a[0]&b[0] ,the gate do the and opration between
4                               them and out the result in result [0]*/
5 and(result[1],a[1],b[1]);
6
7 and(result[2],a[2],b[2]);
8
9 and(result[3],a[3],b[3]);
10
11 endmodule
```

Simulation:



Bitwise OR:


This block has two n-bit inputs (a and b), and one output (result), The bitwise OR circuit check a and b bit by bit, if they are both zero, the result of this bit in the f output will be zero, otherwise, it will be one.



Code:


```
1 module Bitwise_OR(output[3:0] result,input[3:0]a,b); //Definition of variables entering and exiting the OR gate
2
3 or(result[0],a[0],b[0]); /*In the first or gate the input is a[0]&b[0] ,the gate do the OR opration between
4     them and out the result in result [0]*/
5 or(result[1],a[1],b[1]);
6
7 or(result[2],a[2],b[2]);
8
9 or(result[3],a[3],b[3]);
10
11 endmodule
```

Simulation:




ALU Implementation:

This project is designed to do multiple tasks on n-bits binary numbers as shown in the table below.

ALU Function code	ALU Output (Result)	ALU Symbol
000	$(X + Y)$	 A schematic diagram of an ALU symbol. It is a large, downward-pointing chevron shape. At the top left, an input labeled 'X' with a slash and 'n' below it points into the top of the chevron. At the top right, an input labeled 'Y' with a slash and 'n' below it points into the top of the chevron. On the left side, an input labeled 'OPCODE' points into the side of the chevron. On the right side, an output labeled 'Status' points out from the side of the chevron. At the bottom, an output labeled 'Result' with a slash and 'n' above it points out from the bottom of the chevron. The word 'ALU' is written in the center of the chevron.
001	$(X - Y)$	
010	$(X \& Y)$	
011	$(X Y)$	
101	NO Output	
110	NO Output	
111	NO Output	

Data Flow ALU:

The ALU is the combinational circuit responsible for all the arithmetic operations in a digital computer, containing the half adder, subtractor, and multiplier. The ALU designed per this project is a limited 4-bit.




Code:

```


1 module DataFlow_ALU(output cout_Add,output cout_Sub,OverFlow_add,Overflow_Sub,output[3:0]result,input[3:0]a,b,input carry,input[2:0]op);
2 //Definition of variables entering and exiting
3
4 wire[3:0] wireOR,wireAnd,wireAdd,wireSub;// Definition of wires to be used between the operation
5
6 Addition(cout_Add,OverFlow_add,wireAdd,a,b,carry);//The result of first operation (A+b)
7
8 Subtraction(cout_Sub,Overflow_Sub,wireSub,a,b,carry);//The result of second operation (A-b)
9
10 Bitwise_And(wireAnd,a,b);//The result of third operation (A&b)
11
12 Bitwise_OR(wireOR,a,b);//The result of four operation (A|b)
13
14 assign result = (op==3'b000)?wireAdd://in this operation the system set the result of operation based on the entered number
15 (op==3'b001)?wireSub:
16 (op==3'b010)?wireAnd:
17 (op==3'b011)?wireOR:3'bz;
18
19 endmodule

```

Simulation:



Behavioral ALU:



Code:

```
1 module Behavioral_ALU (output reg Cout_Add,Cout_Sub,output reg OverFlow_Add,output reg OverFlow_Sub,output reg [3:0] z
2 |,input [3:0] a, b,input [2:0] F,input cin);
3
4 wire [3:0] wireAdd, wireSub, wireAnd, wireOR;
5 wire [1:0] wireCout;
6 wire wireOverflow_Add, wireOverflow_Sub;
7
8
9 Addition(wireCout[0], wireOverflow_Add, wireAdd, a, b, cin);
10 Subtraction(wireCout[1], wireOverflow_Sub, wireSub, a, b, cin);
11 Bitwise_And(wireAnd, a, b);
12 Bitwise_OR(wireOR, a, b);
13
14 always @(*) begin
15     case(F)
16     3'b000: begin
17         z = wireAdd;
18         Cout_Add = wireCout[0];
19         OverFlow_Add = wireOverflow_Add;
20
21     end
22     3'b001: begin
23         z = wireSub;
24         Cout_Sub = wireCout[1];
25         OverFlow_Sub = wireOverflow_Sub;
26
27     end
28     3'b010: begin
29         z = wireAnd;
30
31     end
32     3'b011: begin
33         z = wireOR;
34
35     end
36     default: z = 3'bz;
37
38     endcase
39 end
40
41 endmodule
42
```

Simulation:

