#### Xilinx Vivado Tutorial

By: Larbi Boughaleb, UT ECE Updated by: Anthony Weerasinghe, 09/10, Daniel Arulraj 09/13, Yu-Wei Lee 12/14


This tutorial takes you through the process of creating, synthesizing, simulating, implementing, and downloading a simple Verilog design to the Digilent Basys3 Board using Xilinx Vivado Software. Mainly, we will implement a 4-bit Adder that consists of four FullAdders that are updated when the inputs change.

## **Starting Vivado**


From any lab computer, open Vivado 2014.3

## **Creating a Project**


Now that we opened Vivado, we're going to create a project.



This opens Vivado's New Project wizard. Click "Next" and you'll see this screen.




Name your project (no spaces!) and choose your project saving directory before clicking "Next". You will now see this screen.



Select RTL Project and click "Next"

#### 1. Creating New Verilog files

In this window, you can select any other source files or directories that you'll want to use in your projects. We can also select which language we'll be programming in.



We'll be importing the pre-built Verilog files so click "Add Files" and add the code below to your files. At this point you should have two source files: Adder4.v and FullAdder.v.

#### Put in file Adder4.v:

```
//Figure 2-12 Structural Description of a 4-Bit Adder
module Adder4 (S, Co, A, B, Ci);
  output [3:0] S;
output Co;
input [3:0] A, B;
input Ci;

wire [3:1] C; // C is an internal signal

// instantiate four copies of the FullAdder

FullAdder a1(A[0], B[0], Ci, C[1], S[0]);
FullAdder a2(A[1], B[1], C[1], C[2], S[1]);
FullAdder a3(A[2], B[2], C[2], C[3], S[2]);
FullAdder a4(A[3], B[3], C[3], Co, S[3]);
```

#### endmodule

#### Put in file FullAdder.v:


```
//Figure 2-10 Verilog Module for a Full Adder
module FullAdder (X, Y, Cin, Cout, Sum);
output Cout, Sum;
input X, Y, Cin;
```

```
assign #10 Sum = X ^ Y ^ Cin;
assign #10 Cout = (X && Y) || (X && Cin) || (Y && Cin);
```


### endmodule

It should be noted that if you check the "Copy sources into project" box, Vivado will create separate copies of these sources and place them within your project directory. Click "Next".


This window lets you choose existing IPs (Intellectual Property) cores if you have them.




Click "Next" and you'll see this window.




This is where we'll import our Xlilinx Design Constraints file (XDC) to map the HDL signals to the Artix-7 pins. You can get the Basys3 Master XDC file from Canvas under the lab files. Click on "Add Files", navigate to where you saved your Basys3\_Master.xdc file, select it, and click "Next".



At this point you'll see the part selection screen.



You'll find all of the information you need on the Artix-7 chip on your board.




To find our board set the following filters

Family: Artix-7 Sub-Family: Artix-7 Package: cpg236 Speed grade: -1 Then choose the top part labeled "xc7a35tcpg236-1" and click "Next" and then "Finish".



This will create your project and bring you to the Vivado project home page.

On the home page, you will see the files that you imported earlier in the "Sources" box.



Double clicking a file will open it in the window to the right. "Adder4" is the top module for this tutorial we will be running. Clicking the [+] button will reveal the lower level modules used in it.

```
Sources
                                             _ 🗆 🗗 🗡
🔍 🔀 🖨 | 🚵 🔂 | 📓 📳
□ Design Sources (1)
   □ We Adder4 (adder.v) (4)
       .... a2 - FullAdder (fulladder.v)
       .... a3 - FullAdder (fulladder.v)
      ..... a4 - FullAdder (fulladder.v)

☐ · · · · · · · · · Constraints (1)

   Basys3_Master.xdc
Hierarchy Libraries Compile Order
   & Sources
              Templates
```

#### 2. Assigning I/O Pins

Before we run our program, we must first map the signals to pins using the Basys3\_Master.xdc file we imported. To do this, we will open Basys3\_Master.xdc. Inside this file, we will see how Vivado maps signals to pins. Each line should be commented out at this point (with #), so it should look something like this.

```
9 # create clock -add -name sys clk pin -period 10.00 -vaveform (0 5) [get ports
11 ## Switches
12 #set_property PACKAGE_PIN V17 [get_ports (sv[0])]
13 # set property IOSTANDARD LVCMOS33 [get ports [sv[0]]]
14 #set_property PACKAGE_PIN V16 [get_ports (sv[1])]
15 # set property IOSTANDARD LVCMOS33 [get ports (sv[1])]
16 #set property PACKAGE PIN W16 [get ports (sw[2])]
17 # set property IOSTANDARD LVCMOS33 [get ports (sv[2])]
18 #set_property PACKAGE_PIN W17 [get_ports (sv[3])]
19 # set property IOSTANDARD LVCMOS33 [get ports (sv[3])]
20 #set_property PACKAGE_PIN W15 [get_ports (sv[4])]
21 # set property IOSTANDARD LVCMOS33 [get ports (sv[4])]
22 #set property PACKAGE PIN V15 [get ports (sv[5])]
23 # set property IOSTANDARD LVCMOS33 [get ports [sv[5]]]
24 #set_property PACKAGE_PIN W14 [get_ports (sv[6])]
25 # set property IOSTANDARD LVCMOS33 [get ports (sv[6])]
26 #set property PACKAGE PIN W13 [get ports (sw[7])]
      set property IOSTANDARD LVCMOS33 [get ports (sv[7])]
28 #set property PACKAGE PIN V2 [get ports (sw[8])]
29 # set property IOSTANDARD LVCMOS33 [get ports (sv[8])]
30 #set_property PACKAGE_PIN T3 [get_ports (sv[9])]
31 # set property IOSTANDARD LVCMOS33 [get ports (sw[9])]
32 #set_property PACKAGE_PIN T2 [get_ports (sw[10])]
33 # set property IOSTANDARD LVCMOS33 [get_ports (sv[10])]
34 #set_property PACKAGE_PIN R3 [get_ports (sv[11])]
35 # set property IOSTANDARD LVCMOS33 [get ports (sv[11])]
36 #set property PACKAGE PIN W2 [get ports (sw[12])]
37 # set property IOSTANDARD LVCMOS33 [get ports (sv[12])]
38 #set_property PACKAGE_PIN U1 [get_ports (sw[13])]
39 # set property IOSTANDARD LVCMOS33 [get ports (sv[13])]
40 #set property PACKAGE PIN T1 [get_ports (sw[14])]
41 # set property IOSTANDARD LVCMOS33 [get ports (sv[14])]
42 #set property PACKAGE PIN R2 [get ports (sw[15])]
```


First, we want to make sure our signal names match the ones in the .xdc file. This can be confirmed by comparing the signal name in the .xdc file with the signal name in the top module. **You may need to modify the signal name in the xdc file to match your code. Also, note these are case sensitive.** 

- For this tutorial, we will use switches SW7-SW0 to feed our 4-bit A and B inputs, LEDs LD3-LD0 to display the Sum output, BTNU to feed the Carry In, LED4 will display the Carry Out signal. Note that the actual pin names as well as the components are listed directly on the Basys3 Board. They are also available in the Basys3 Board User Manual.
- Now that we know the I/O devices that we want to use to test our design, we need assign them to FPGA pins. The pins assignment for all pins in this tutorial is shown below. Note again that the pin assignment may be different for other future lab pin assignments.
- Although we are not using a CLK in this design, other labs using will use the onboard 100MHz clock located at pin W5 on the board.

### I. Tutorial Pin Assignment

Signal Name	Pin Assignment
Ci	T18 (BTNU)
Co	W18 (LD4)
S(3)	V19 (LD3)
S(2)	U19 (LD2)
S(1)	E19 (LD1)
S(0)	U16 (LD0)
A(3)	W17 (SW3)
A(2)	W16 (SW2)
A(1)	V16 (SW1)
A(0)	V17 (SW0)
B(3)	W13 (SW7)
B(2)	W14 (SW6)
B(1)	V15(SW5)
B(0)	W15 (SW4)

### II. .xdc file



### III. Top module file

```
∑ Project Summary X 🕡 adder.v X 🖺 Basys3_Master.xdc * X
                                                                                          C:/Users/JeffYu-Wei/Documents/project_1/adder.v
    1 module Adder4 (S, Co, A, B, Ci);
        output [3:0] S;
                          output Co;
                                      input [3:0] A, B;
        input Ci;
                   Signal Name
20
5
        wire [3:1] C; // C is an internal signal
    6
    7 // instantiate four copies of the FullAdder
×
    8
//
        FullAdder a1(A[0], B[0], Ci, C[1], S[0]);
    9
   10
        FullAdder a2(A[1], B[1], C[1], C[2], S[1]);
        FullAdder a3(A[2], B[2], C[2], C[3], S[2]);
        FullAdder a4(A[3], B[3], C[3], Co, S[3]);
   12
   13
   14 endmodule
V
   15
7
₽
```

Once these are confirmed, we will uncomment whichever constraints we are actually using in the .xdc file. These constraints can be uncommented by selecting the lines of the signals we are using and un-toggling the comments (Ctrl+/). In this case, we are using clk, btnU, sw[0] through sw[7], led[0] through led[7]. Go through the xdc file and uncomment the lines corresponding to these signals.

```
6 # Clock signal
7 set_property PACKAGE_PIN W5 [get_ports clk]
8 set property IOSTANDARD LVCMOS33 [get ports clk]
     create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]
11 # Switches
12 set property PACKAGE_PIN V17 [get ports {sw[0]}]
13 set_property IOSTANDARD LVCMOS33 [get_ports {sw[0]}]
14 set property PACKAGE_PIN V16 [get ports [sw[1]]]
15 set_property IOSTANDARD LVCMOS33 [get_ports {sw[1]}]
16 set property PACKAGE_PIN W16 [get_ports {sw[2]}]
17 set property IOSTANDARD LVCMOS33 [get ports [sw[2]]]
18 set property PACKAGE_PIN W17 [get ports [sw[3]]]
19 set property IOSTANDARD LVCMOS33 [get ports {sw[3]}]
20 set property PACKAGE_PIN W15 [get ports [sw[4])]
21 set property IOSTANDARD LVCMOS33 [get ports {sw[4]}]
22 set_property PACKAGE_PIN V15 [get_ports (sw[5])]
     set property IOSTANDARD LVCMOS33 [get ports [sw[5]]]
24 set property PACKAGE_PIN W14 [get ports [sw[6]]]
25 set property IOSTANDARD LVCMOS33 [get ports [sw[6]]]
26 set property PACKAGE_PIN W13 [get_ports {sw[7]}]
     set_property IOSIANDARD LVCMOS33 [get_ports {sw[7]}]
28 set_property PACKAGE_PIN V2 [get_ports (sw[8])]
     set_property IOSTANDARD LVCMOS33 [get_ports {sw[8]}]
30 set property PACKAGE PIN T3 [get ports [sw[9]]]
     set property IOSTANDARD LVCMOS33 [get ports [sw[9]]]
32 set property PACKAGE_PIN T2 [get ports (sw[10])]
33 set_property IOSTANDARD LVCMOS33 [get_ports [sw[10]]]
34 set property PACKAGE_PIN R3 [get ports (sw[11])]
35 set_property IOSTANDARD LVCMOS33 [get_ports {sw[11]}]
36 set property PACKAGE_PIN W2 [get ports (sw[12])]
     set property IOSTANDARD LVCMOS33 [get ports {sw[12]}]
38 set property PACKAGE_PIN U1 [get ports [sw[13])]
39 set property IOSTANDARD LVCMOS33 [get ports {sw[13]}]
```

After uncommenting the xdc file, save it and we can start programming your Basys3.

# **Programming the Basys3**

### 1. Synthesizing

Note that only a subset of the Verilog language is synthesizable, so a design that simulates properly is not necessarily synthesizable. For some synthesis tips, you can check the Tips for Writing Synthesizable Code document, which is available on Canvas.

To begin, we will run the synthesis by clicking "Run Synthesis" beneath Synthesis in the Flow Navigator on the left side of Vivado.




When it is done synthesizing your project, you will see the Synthesis Completed window.



Click "Open Synthesized Design" and then press Ok.

You should now see this window




You may check the RTL schematic to verify that the hardware generated matches your expectations from the code. To see the schematic, click "Synthesized Design" under Synthesis in the Flow Navigator and select "Schematic".


## 2. (Optional) Setting the device properties


To improve programming speed, in the main toolbar select Tools>Edit Device Properties...

Under General, set Enable Bitsream Compression to "TRUE".



Under Configuration, set Configuration Rate (Mhz) to 33.







Press Ok, save your synthesized design (Ctrl+S).

## 3. Generating Bitstream (.bit) file

Click "Generate Bitstream" in the Flow Navigator on the left side.



This will open a box stating that you have not implemented your design.




Click "Ok" and Vivado will generate your .bit file and will show you this box.




Click Open Hardware Manager and click OK.

You will see this screen.




At this point, make sure your Basys 3 is plugged in via USB and turned on. Now click Next twice and you will see this screen.




Set the JTAG Clock Frequency to 30000000, select the device, and click "Next" followed by "Finish".

## 4. Programming the Basys3 board using a .bit file

First, make sure that the jumper JP1 is in the JTAG position. You should see something like this.



Click "Program device" (in the green bar) then xc7a35t\_0, select your .bit file in the bitstream file box, and click Program.



This will program your Basys3 through the JTAG connector (USB connection).

Vivado will now erase the old configuration file, and reprogram your Basys3 with the demo file. From now on, when you power cycle the Basys3, the demo will load at startup.

## 5. Testing the Example Design

Now that you have downloaded your design to the board, you need to make sure that it works properly by testing it for correct functionality. Don't turn the power off or reset the board. We can test the circuit for this tutorial by changing inputs A (switches 0 to 3) and B (switches 4 to 7); and pushing Cin (btnU). Observe the output of the Adder on the LEDs.