

DP8228/DP8228M/DP8238/DP8238M System Controller and Bus Driver

General Description


The DP8228/DP8228M, DP8238/DP8238M are system controller/bus drivers contained in a standard, 28-pin dual-in-line package. The chip, which is fabricated using Schottky Bipolar technology, generates all the read and write control signals required to directly interface the memory and input/output components of the 8080A microcomputer family. The chip also provides drive and isolation for the bidirectional data bus of the 8080A microprocessor. Data bus isolation enables the use of slower memory and input/output components in a system, and provides for enhanced system noise immunity

A user-selected signal-level interrupt vector (RST 7) is provided by the device for use in the interrupt structure of small systems that need only one basic vector. No additional components (such as an interrupt instruction port) are required to use the single interrupt vector in these systems. The devices also generate an Interrupt Acknowledge (INTA) control signal for each byte of a multibyte CALL instruction

when an interrupt is acknowledged by the 8080A. This feature permits the use of a multilevel priority interrupt structure in large, interrupt-driven systems.

Features

- Single chip system controller and bus driver for 8080A Microcomputer Systems
- Allows use of multibyte CALL instructions for Interrupt Acknowledge
- Provides user-selected single-level interrupt vector (RST 7)
- Provides isolation of data bus
- Supports a wide variety of system bus structures
- Reduces system component count
- DP8238/DP8238M provides advanced Input/Output Write and Memory Write control signals for large system timing control



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Maximum Power Dissipation* at 25°C

Cavity Package 2179 mW Molded Package 2361 mW

*Derate cavity package 14.5 mW/°C above 25°C; derate molded package 18.9 mW/°C above 25°C.

Operating Conditions

	Min	Max	Units
Supply Voltage (V _{CC})			
DP8228M, DP8238M	4.50	5.50	V_{DC}
DP8228, DP8238	4.75	5.25	V_{DC}
Operating Temperature (T _A)			
DP8228M, DP8238M	-55	+125	°C
DP8228, DP8238	0	+70	°C
DP8228, DP8238	0	+70	°C

Note: Maximum ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified under DC electrical characteristics.

$\textbf{Electrical Characteristics} \ \ \mathsf{Min} \leq \mathsf{T}_{A} \leq \mathsf{Max}, \ \mathsf{Min} \leq \mathsf{V}_{CC} \leq \mathsf{Max}, \ \mathsf{unless} \ \mathsf{otherwise} \ \mathsf{noted}$

Symbol	Parameter		Conditions			Typ (Note 1)	Max	Units
V _C	Input Clamp Voltage, All Ir	puts	$V_{CC} = Min, I_C = -5 mA$			0.6	-1.0	V
lF	Input Load	STSTB	V _{CC} = Max				500	μΑ
Current	Current	D2 and D6	$V_F = 0.45V \text{ for } 0.45V for $			750	μΑ	
	D0, D1, D4, D5 and D7		JP6226M, DP6236M			250	μΑ	
		All Other Inputs					250	μΑ
I _R	Input Leakage	DB0-DB7	$V_{CC} = Max, V_{R} = V_{CC}$				20	μΑ
	Current	All Other Inputs					100	μΑ
V_{TH}	Input Threshold Voltage, All Inputs		V _{CC} = 5V		0.8		2.0	٧
Icc	Power Supply Current		V _{CC} = Max	DP8228, DP8238		185	230	mA
				DP8228M, DP8238M		160	230	mA
V _{OL}	Output Low $D0-D7$ $V_{CC} = Min$,			DP8228M, DP8238M			0.50	V
	Voltage		$I_{OL} = 2 \text{ mA}$	DP8228, DP8238			0.45	V
		All Other	V _{CC} = Min,	DP8228M, DP8238M			0.50	٧
		Outputs	$I_{OL} = 10 \text{ mA}$	DP8228, DP8238			0.45	V
V _{OH}	Output High	D0-D7	V _C = Min,	DP8228M, DP8238M	3.3	3.8		٧
			$I_{OL} = -10 \mu A$	DP8228, DP8238	3.6	3.8		٧
		All Other Outputs	$V_{CC} = Min, I_{OH} = -1 \text{ mA}$		2.4	3.8		٧
los	Short Circuit Current, All C	outputs	$V_{CC} = 5V, V_O = 0V$		15		90	mA
I _{O (OFF)}	I _{O (OFF)} OFF State Output Current		$V_{CC} = Max, V_O = V_{CC}$				100	μΑ
	All Control Outputs		$V_{CC} = Max, V_O = 0.45V$				-100	μΑ
I _{INT}	INTA Current		(See Test Conditions, Figure 3)				5	mA

Note 1: Typical values are for $T_A = 25^{\circ}C$ and typical supply voltages.

$\textbf{Capacitance*} \ \ V_{BIAS} = 2.5V, V_{CC} = 5.0V, T_{A} = 25^{\circ}C, f = 1 \ \text{MHz}$


Symbol	Parameter	Min	Typ (Note 1)	Max	Units	
C _{IN}	Input Capacitance		8	12	pF	
C _{OUT}	Output Capacitance Control Signals		7	15	pF	
1/0	I/O Capacitance (D or DB)		8	15	pF	


^{*}This parameter is periodically sampled and not 100% tested.

Switching Characteristics $\mathsf{Min} \leq \mathsf{V}_{CC} \leq \mathsf{Max}, \, \mathsf{Min} \leq \mathsf{T}_{A} \leq \mathsf{Max}$

Symbol	Parameter	Conditions	DP8228M, DP8238M		DP8228, DP8238		Units
			Min	Max	Min	Max	
t _{PW}	Width of Status Strobe		25		22		ns
t _{SS}	Set-Up Time, Status Inputs D0-D7		8		8		ns
t _{SH}	Hold Time, Status Inuts D0-D7		5		5		ns
t _{DC}	Delay from STSTB to Any Control Signal	(Figure 2)	20	75	20	60	ns
t _{RR}	Delay from DBIN to Control Outputs	(Figure 2)		30		30	ns
t _{RE}	Delay from DBIN to Enable/ Disable 8080 Bus	(Figure 1)		45		45	ns
t _{RD}	Delay from System Bus to 8080 Bus During Read	(Figure 1)		45		30	ns
t _{WR}	Delay from WR to Control Outputs	(Figure 2)	5	60	5	45	ns
t _{WE}	Delay to Enable System Bus DB0-DB7 after STSTB	(Figure 2)		30		30	ns
t _{WD}	Delay from 8080 Bus D0-D7 to System Bus DB0-DB7 During Write	(Figure 2)	5	40	5	40	ns
tE	Delay from System Bus Enable to System Bus DB0-DB7	(Figure 2)		30		30	ns
t _{HD}	HLDA to Read Status Outputs	(Figure 2)		25		25	ns
t _{DS}	Set-Up Time, System Bus Inputs to HLDA		10		10		ns
t _{DH}	Hold Time, System Bus Inputs to HLDA		20		20		ns

Test Conditions





TI /F/6825-5

VOLTAGE MEASUREMENT POINTS: D₀-D₇ (when outputs) Logic "0" = 0.8V, Logic "0" = 0.8V, Logic "1" = 3.0V. All other signals measured at 1.5V. *Advanced VOW MEMW for 8238 only.

Functional Pin Definitions

The following describes the function of all of the DP8228/DP8228M, DP8238/DP8238M pinouts. Some of these descriptions reference internal circuits.

INPUT SIGNALS

Status Strobe (STSTB): Activated (low) at the start of each new machine cycle. The STSTB input is used to store a status word (refer to chart) from the 8080A microprocessor into the internal status latch of the DP8228, DP8238. The status word is latched when the STSTB returns to the high state. The 8080A outputs this status word onto its data bus during the first state (SYNC interval) of each machine cycle.

Data Bus In (DBIN): When high, indicates that the 8080A data bus is in the input mode. The DBIN signal is used to gate data from memory or an input/output device onto the data bus.

Write (WR): When low, indicates that the data on the 8080A data bus are stable for WRITE memory or output operation.

Hold Acknowledge (HLDA): When high, indicates that the 8080A data and address buses will go to their high impedance state. When in the data bus read mode, DBIN input in the high state, a high HLDA input will latch the data bus information into the driver circuits and gate off the applicable control signal $\overline{I/OR}$, MEMR, or \overline{INTA} (return to the output high state).

Bus Enable (BUSEN): Asynchronous DMA input to the internal gating array. When low, normal operation of the internal bidirectional bus driver and gating array occurs. When high, the bus driver and gating array are driven to their high impedance state.

V_{CC} Supply: +5V. Ground: 0V reference.

OUTPUT SIGNALS

Memory Read (MEMR): When low, signals data to be loaded in from memory. The MEMR signal is generated by strobing in status word 1, 2, or 4. (Refer to status word chart.)

Memory Write (MEMW): When low, signals data to be stored in memory. The MEMW signal is generated for the DP8238 by strobing in status word 3 or 5. (Refer to status word chart.) For the DP8228, the MEMW signal is generated by gating a low-level WR input with the strobed in status word 3 or 5.

Input/Output Read (I/OR): When low, signals data to be loaded in from an addressed input/output device. The I/OR signal is generated by strobing in status word 6.

Input/Output Write (I/OW): When low, signals data to be transferred to an addressed input/output device. The I/OW signal for the DP8238 is generated by strobing in status word 7. For the DP8238 the I/OW signal is generated by gating in a low-level WR input with the strobed in status word 7.

Interrupt Acknowledge (INTA): When low, indicates that an interrupt has been acknowledged by the 8080A microprocessor. The INTA signal is generated by strobing in staus word 8 or 10.

Signal Level Interrupt (RST 7): When the $\overline{\text{INTA}}$ output is tied to 12V through a 1 k Ω resistor, strobing in status word 8 or 10 will cause the CPU data bus outputs, when active, to go to the high state.

INPUT/OUTPUT SIGNALS

CPU Data (D₇-D₀) **Bus:** This bus comprises eight TRI-STATE® input/output lines that connect to the 8080A microprocessor. The bus provides bidirectional communica-

Functional Pin Definitions (Continued)


tion between the CPU, memory, and input/output devices for instructions and data transfers. A status word (which describes the current machine cycle) is also outputted on this data bus during the first microcycle of each machine cycle (SYNC = logic 1).

System Data (DB $_7$ -DB $_0$) Bus: This bus comprises eight TRI-STATE input/output lines that connect to the memory and input/output components of the system. The internal bidirectional bus driver isolates the DB $_7$ -DB $_0$ Data Bus from the D $_7$ -D $_0$ Data Bus.

Status Word Chart


Machine Cycle	Status	Data Bus Bit							Control	
macrime dycie	Word	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	Signal
Instruction Fetch	1	1	0	1	0	0	0	1	0	MEMR
Memory Read	2	1	0	0	0	0	0	1	0	MEMR
Memory Write	3	0	0	0	0	0	0	0	0	MEMW
Stack Read	4	1	0	0	0	0	1	1	0	MEMR
Stack Write	5	0	0	0	0	0	1	0	0	MEMW
Input Read	6	0	1	0	0	0	0	1	0	ī/OR
Output Write	7	0	0	0	1	0	0	0	0	Ī/OW
Interrupt Acknowledge	8	0	0	1	0	0	0	1	1	ĪNTA
Halt Acknowledge	9	1	0	0	0	1	0	1	0	(none)
Interrupt Acknowledge While Halt	10	0	0	1	0	1	0	1	1	ĪNTA

Block and Connection Diagrams




Dual-In-Line Package STSTB vcc i/ow HLDA MEMW WR 26 I/OR 25 MEMR DB4 24 - INTA 23 D4 BUSEN 21 D6 DB3 20 18 DB2 DB5 D2 17 D1 15 GND

TL/F/6825-7
Order Number DP8228J, DP8228MJ,
DP8228N, DP8238J, DP8238MJ or
DP8238N
See NS Package Number J28A or N28B



Ceramic Dual-In-Line Package (J) Order Number DP8228J, DP8228MJ, DP8238J or DP8238MJ NS Package Number J28A



Molded Dual-In-Line Package (N) Order Number DP8228N or DP8238N NS Package Number N28B

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege etevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor

Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications