




# ELECH490 - Digital architectures and design

Intro to Exercise 1


## 1. Create a new project

Create a new project and select the Basys3 board as usually




## 2. Add constraints

#### Go to Add Sources then select Add or create constraints



## 2. Add constraints

#### Create a new Constraints File




## 2. Add constraints

Copy the file given here : <a href="https://github.com/Digilent/digilent-xdc/blob/master/Basys-3-Master.xdc">https://github.com/Digilent/digilent-xdc</a>

Open the Constraints File you have created and then paste the file

you just have copied.



# 3. Uncommenting lines of pins you use

Uncommend lines of pins that you need to use In exercise 1 you need the clock, the LEDO and the right button

```
! ## Clock signal
#create clock -add -name sys clk pin -period 10.00 -waveform {0 5} [get ports clk]
## LEDs
##Buttons
#set property -dict { PACKAGE PIN T18
                IOSTANDARD LVCMOS33 } [get ports btnU]
set property -dict { PACKAGE PIN T17
                IOSTANDARD LVCMOS33 } [get ports btnR]
```

## 4. Write your VHDL module

#### Create a new VHDL design Source File

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity LED_0_controller is
    Port (
    clk: in STD_LOGIC;
    btnR : in STD_LOGIC;
    led0 : out STD_LOGIC
    );
end LED_0_controller;
```

```
architecture Behavioral of LED_0_controller is

begin

process(clk) is
begin
   if rising_edge(clk) then
      led0 <= btnR;
   end if;
end process;

end Behavioral;</pre>
```

The names you give to the pins in your source file must match the name of the pins in the Constraints File

#### 5. Generate bitstream

1. Run Synthesis

- 2. Run Implementation
- 3. Generate Bitstream

- ▼ SYNTHESIS
  - Run Synthesis
  - > Open Synthesized Design
- ✓ IMPLEMENTATION
  - Run Implementation
  - > Open Implemented Design
- ▼ PROGRAM AND DEBUG
  - Generate Bitstream
  - > Open Hardware Manager

# 6. Program your FPGA

- 1. Connect your FPGA to your computer and power in ON.
- 2. Open the **Hardware Manager**
- Click on Open target then on Auto Connect
- **4. Program your device** ( /!\ Make sure the Basys3 programming mode jumper is on the QSPI position)

#### → PROGRAM AND DEBUG

- ♣ Generate Bitstream
- ∨ Open Hardware Manager

Open Target

Program Device

Add Configuration Memory

# VHDL non-synthetizable code

When you write VHDL code, you are writing code that will be translated into gates, registers, RAMs,... by the Synthesis Tool.

There are some parts VHDL that cannot be implement on an FPGA and can only be used for simulation: these parts are called *non-synthesizable*. For example, "the wait for 10 ns" statement is *non-synthesizable* because the FPGA has no direct concept of time.

Trying to synthesize *non-synthesizable* VHDL code will result in the following error:

```
[Synth 8-27] unsynthesizable attribute not supported
["C:/my_src/synth/my_entity_label.vhd":164]
```

Refer yourself to the Golden Reference Guide to check if you can synthesize a piece of code.