

Lab01 – Combinatorial circuits

1 Single output logic function: model & test-bench

1.1 Your first runs

VHDL model of a simple combinatorial circuit is given below. Make sure that you understand all the statements first (which libraries are used & why, module definition & implementation).

Encode the file in say `lc.vhd` text file.

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity myLogicFunction is port (
5      a      : in std_logic;
6      b      : in std_logic;
7      c      : in std_logic;
8      o      : out std_logic -- Note that the last one doesn't have a semicolon at the end
9  );end myLogicFunction;
10
11 architecture arch of myLogicFunction is
12 begin
13     o <= a and b and c ; -- Concurrent assignment (here only one)
14 end arch;
```

A test-bench for the circuit above is given below. Make sure that you understand all the statements first. Encode the file in the `lc_tb.vhd`.

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  entity myLogicFunction_tb is
4      -- You should know why here we do not have anything
5  end entity;
6  architecture beh of myLogicFunction_tb is
7      -- We will use the module myLogicFunction,
8      -- so we need to have it's definition
9      -- that needs to match the one in the module
10     component myLogicFunction is port (
11         a,b,c      : in  std_logic;
12         o          : out std_logic);
13     end component;
14     -- These are the internal wires
15     signal a,b,c,o : std_logic;
16     begin
17         -- Here we instantiate the module with instance name uut
18         uut : myLogicFunction port map(a => a, b => b, c => c, o => o);
19         -- What would be the alternative way to connect this module?
20         stim : process
21             begin
22                 a <= '0'; b <= '0'; c <= '0';
23                 wait for 10 ns;
24                 assert ((o = '0'))
25                 report "test failed for input combination 000" severity error;
26                 a <= '1'; b <= '1'; c <= '1';
27                 wait for 10 ns;
28                 assert ((o = '1'))
29                 report "test failed for input combination 111" severity error;
30                 a <= '0'; b <= '1'; c <= '0';
31                 wait for 10 ns;
32                 assert ((o = '0'))
33                 report "test failed for input combination 010" severity error;
34             end process;
35     end beh;
```

Do the following:

- Synthesise the circuit and the test-bench (basic syntax check)
- Perform functional simulation and observe the waveforms, that should look something like this:

Do not forget to recompile if you change anything in the model and the test-bench.




Figure 1: Waveforms

1.2 Make your own model

Extend the same model to have a logic function with 5 inputs. Logic function choice is up to you, but make sure that you could eventually check the output by hand.

1.3 Make your own model

Write the test-bench for 5-inputs that covers all possible input combinations to enable full verification. Do this in a smart way, i.e. do not enumerate all the possibilities by yourself, imagine a problem with 25 input variables.

Perform circuit simulation and analyse the waveforms.

2 Logic functions with multiple outputs

Using the previous exercise (Section 1.1) as a starting point, implement the following:

- Add two supplementary outputs (use arbitrary logic functions) to the design (you end up with three logic functions with three inputs)
- Extend the test-bench with multiple assignments
- Use one of the module outputs as input (output on the right of assignment operator), example:

```

1 entity myLogicFunction is port(
2   a   : in std_logic;
3   b   : in std_logic;
4   c   : in std_logic;
5   o   : out std_logic
6 );end myLogicFunction;
7
8 architecture arch of myLogicFunction is
9
10 begin
11   o <= o and b and c; -- Output is on the right !!!
12 end arch;
```

- Assign two different logic functions to the same output, example:

```

1 entity myLogicFunction is port(
2   a   : in std_logic;
3   b   : in std_logic;
4   c   : in std_logic;
5   o   : out std_logic
6 );end myLogicFunction;
7 architecture arch of myLogicFunction is
8
9 begin
10   o <= a and b and c; -- One concurrent assignment to output
11   o <= a or b or c;   -- Targets the same output
12 end arch;
```

Synthesise, simulate (when possible !), analyse & interpret the waveforms obtained.

3 Design hierarchy (structured designs)

Make a hierarchical design composed out of two identical sub-modules as shown:




Figure 2: Hierarchical logic circuit

You are free to choose a sub-module functionality, but keep the number of inputs/outputs as in the figure. Write the `TopLevel.vhd`, the test-bench and validate the circuit functionality.

4 Basic Half & Full adder circuits

VHDL models of a half and full adder circuits are given below. Make sure that you understand all the statements first (library used, module definition, as well as the origin of the logic equations).

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity HalfAdder is port(
5     a, b      : in std_logic;
6     s, c0     : out std_logic
7 );end HalfAdder;
8
9 architecture beh of HalfAdder is begin
10     s <= a xor b ;           -- sum bit
11     co <= a and b ;         -- carry bit
12 end beh;
```

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity FullAdder is port(
5     a, b, ci  : in std_logic;
6     s, c0     : out std_logic
7 );end FullAdder;
8
9 architecture beh of FullAdder is begin
10     s <= a xor b xor ci;     -- sum bit
11     co <= (a and b) or ((a xor b) and ci); -- carry bit
12 end beh;
```

Then do the following:

- Write the test-benches for the above modules (imagine exhaustive tests)
- Simulate the design and print out the waveforms
- Analyse the waveforms (you can use decimal output for the waveforms)

5 Ripple carry adders

Using half and full adder circuits from the previous exercise as elementary modules, write a structured VHDL model for 4, 8 and 16-bit adders. Use `generics` to allow model configurability at RTL level, so that you have to write only one VHDL model.

For the models above:

- Write the top-level HDL module & test-benches for different adders. Make an exhaustive test of all input combination.
- Simulate & analyse the waveforms (use decimal output formatting)