



ELECH490 - Digital architectures and design

Labs presentation

Organisation

Please register to a lab serie on the UV if it is not the case yet

Only come to the lab sessions of the serie you are registered to

You can work individually or per group

Organisation

4 lab sessions followed by a group project

- Lab 1 Combinatorial circuits
- Lab 2 Conditional assignments, Registers & Counters
- Lab 3 State machines
- Lab 4 Introduction to the project: the Basys3 Board

You will receive one FPGA board /group of 2 students at the beginning of Lab 4

Organisation

4 lab sessions followed by a group project

- Lab 1 Combinatorial circuits
- Lab 2 Conditional assignments, Registers & Counters
- Lab 3 State machines
- Lab 4 Introduction to the project: the Basys3 Board

You will receive one FPGA board /group of 2 students at the beginning of Lab 4

Lab schedule


	Lab 1	Lab 2	Lab 3	Lab 4
Series 1	03/11	15/11	22/11	29/11
	from 8:00 to 12:00	from 14:00 to 18:00	from 14:00 to 18:00	from 14:00 to 18:00
Series 2	09/11	16/11	23/11	30/11
	from 14:00 to 18:00			

<u>Vivado</u>




Installation guide on the UV


1) Create a new project




2) Choose the location of your project




3) Select the RTL project type



4) Add the lc.vhd and lc_tb.vhd sources files



5) Select the Basys3 board




6) Create your project




New Project Summary A new RTL project named 'lab1' will be created. 1 2 source files will be added. No constraints files will be added. Use Add Sources to add them later. The default part and product family for the new project: Default Board: Basys3 Default Part: xc7a35tcpg236-1 Product: Artix-7 Family: Artix-7 Package: cpg236 Speed Grade: -1 To create the project, click Finish



7) Select Run Simulation then Run Behavioural Simulation



8) Observe the waves



Do you have any questions?