

→ If you want to do programming,

you need a processor.

→ From Pentium Series — 80586 (Pentium 1) - 1993
 We can engage with multimedia using computer.
 (watch movies)

8085

8086 → We need primary memory

80186

286

386

486


80586 → P₁, P₂, P₃, P₄ ... C2D ...

(RAM/ROM)

volatile

c17

Computer System:




Architecture 8086

- 16 bit microprocessor
- It's mean
 - at a time 16 bit data is process করতে পারে,
- Pipeline microprocessor
 - মাথার EU (Execution Unit) এ execution করে অর্থাৎ BIU memory থেকে instruction fetch কর শুরু করি ফিচ (Parallel Execution-Fetch)

- 20 bit address bus

Support করে 1

$$\begin{aligned}
 2^{20} &= 2^{10} \times 2^{10} \\
 &= 1KB \times 1KB \\
 &= 1MB
 \end{aligned}$$



$$PA = (\text{Segment address} \times 10H) + \text{offset address}$$

$$\begin{aligned}
 &= (1000H \times 10H) + 2345H \\
 &= 12345H
 \end{aligned}$$

MOV AX, BX

Add AL, BL


Sat / Sun / Mon / Tue / Wed / Thu / Fri

Date:

bus
memory
pendulum
on select
PA
PA calculate
PA sum
PA sum

Memory

- general
- PA sum
- address Bus



PA = seg. X 10 + off.

ES :
CS:IP
SS :
DS :
IP :

segment
offset

Numeric
digit of
decode
microcode

opcode (12)
AL control
unit address
AL control
subunit AL
EU address


Control
Unit

instruction info
control
unit AL address
unit instruction per
decode
opcode

8 bit

AX	AH	AL	SH
BX	BH	BL	SH
CX	CH	CL	SH
DX	DH	DL	SH
	SP		
	BP		
	SI		
	DI		

offset
address
register




- offset address 17
value code 220 220 220
- operand register flag register
- Data 17 to 6 byte prefetch queue (FIFO)

1 - EU


2
3
4 } Prefetch

5
6
7 }

8
9 }



- opcode 1000 081 11 byte pattern
- 11111111 00000000 00000000
- opcode 21160, Numenite value 25 opcode 0000




16 bit Register ର ଅଲାଇ ଅଲାଇ

8 bit Register ହିୟେତେ ମେ କଣ ହାତ୍ତି

04H + 05H = 09H

1 byte 1 byte 1 byte



MOV AL, 04H

MOV BL, 05H

ADD AL, BL

offcode

A68

Control signal

AL, BL con select.

ବ୍ୟବ ଏବଂ

ALU (ରୁ add ରୁ) Function select

Registers

Segment Register

Special purpose Register

Flag Register

13:15
17:09
36:27
14:08
10:40
17:34
19:00

Segment Register

CS — Code Segment: hold the code


SS — Stack Segment: defines area of memory

DS — Data Segment: contains most data used by a program.

ES — Extra segment: additional


① used to address the memory

② generates memory addresses



③ Segment Registers are used to address particular segments in this memory.

$$PA = \text{seg} \times 10H + \text{offset}$$



Sat / Sun / Mon / Tue / Wed / Thu / Fri

Date : / /

Multi purpose Register :

RAX (accumulator) : is used for instruction such mul, Div and...

R BX (base index) : holds offset address of a location in memory

RCX (count) : holds ~~count~~ count for various instruction

RDX (Data) : holds a part of result from a multiplication & dividend before devision

RBP (Base pointer) : points to a memory location for memory data transfer

RDI (destination index) : destination of string data

↑
string instruction

RSI (source index) : addresses source string data for the string instruction.

Special Purpose Registers

Sat / Sun / Mon / Tue / Wed / Thu / Fri

Date : / /

RIP (Instruction pointer):

IP points to the next instruction in a program, is used by CPU to find the next sequential instruction in a program.

RSP (Stack pointer) :

Addresses an array of memory called stack.

Stack memory stores data using RSP.

RFlags :

condition of CPU and control its operation.

Flag Register : of 8086

Shows the status of Result.

→ Contains the status of current result.

STATUS Flag
 ↓
 changed by the ALU

Carry Flag: 1 1 1 1
 0 0 0 1

1 0 0 0 0

→ If Carry ~~is~~ coming out of the MSB. That mean carry Flag = 1.

Parity Flag:

1 0 0 0 0 0 1 1

here 3 one's

so, odd parity.

{ Even Parity = 1
 Odd Parity = 0

so; parity Flag = 0 ✓

Auxiliary Carry:

higher nibble lower nibble (4 bit)
 1 1 1 1 1 1 1 1
 0 0 0 0 0 0 0 1

0 0 0 0 0 0 0 0

• lower Nibble (RCR)
 higher nibble ↗
 Carry ↗
 Auxiliary carry = 1.

Zero Flag:Zero Flag = 1 \rightarrow Result is 0Zero Flag = 0 \rightarrow Result not 0.Sign Flag:

10	19	7A	73	72	10
0	0	0	0	0	0

1000 0001If MSB is ~~not~~ 1, number is negative = 1

If MSB is 0, " positive = 0

MSB Result = Sign FlagOverflow Flag:

If number goes out of range then overflow = 1

01111111
 11111111
10000000 OF = 1

► Sign flag
 check \Rightarrow
 error overflow
 flag check
 \Rightarrow overflow

OF = 1 \rightarrow Sign Flag give wrong signOF = 0 \rightarrow Sign Flag give right sign

Sat / Sun / Mon / Tue / Wed / Thu / Fri

 Date: / /

42H → 0100 0010
 23H → 0010 0011
65H → 0110 0101

-80 → -01,00. (7FH)
 subtraction 2's complement

128 → 0 → +127

OF	SF	ZF	AF	PF	CF
0	0	0	0	1	0

7F
 +1
 80

37H → 0011 0111
 29H → 0010 1001
60H → 0110 0000

Same sign Same
 sum = 0
 for sum = 1

OF	SF	ZF	AF	PF	CF
0	0	0	1	1	0

42H → 0100 0010
 43H → 0100 0011
85H → 1000 0101

8421
 1000
 0011

OF	SF	ZF	AF	PF	CF
1	1	0	0	0	0

added two positive numbers (42, 43) never
 be negative. Because overflow 1.

Control Flags : \rightarrow Changed by us.

TRAP Flag:

Single stepping

\hookrightarrow Debug every line by line

$TF = 0$

$TF = 1$

$TF = 0$

} execute line by line

$1 =$ perform single stepping

$0 =$ do not , ,

Interrupt Flag:

process gets interrupt from external sources.

↳ Mobile Screen on ~~off~~ ~~on~~ ~~on~~ interrupt

Touch ~~off~~ ~~on~~ interrupt ~~off~~ ~~on~~

Screen off ~~on~~ ~~off~~ ~~on~~ interrupt

~~off~~ ~~on~~, because we can disable interrupt.

$1 =$ Enable interrupt

$0 =$ disable "

Direction Flag:

works for \rightarrow string instructions


Choose auto incrementing addresses or decrementing addresses.

$1 =$ auto ~~increment~~ decrement

$0 =$ auto increment

Sat / Sun / Mon / Tue / Wed / ...
□ □ □ □ □ □ □

Date : / /



Real mode memory addressing: access only first 1 MB

operation
↓
to address only 1 MB of memory.
Up addresser memory
using logical address.

Memory (1MB)

conventional/

DOS memory system.

FFFFF.H

144.5

~~15000H~~

19000k

00000 HT

Segment Register

2000H


Starting address

20000 1

Ending address	Offset
----------------	--------

2 FFFFH

④ 64 bit cannot run in real mode




offset = ~~FFFF~~ > windows Real mode
use reg DI.

~~16 bit~~ → Real mode allows application software - 8086 / 8088

► Segment address
 ↳ memory

Protected mode memory addressing: above 80286

- Allows up to access all the data & ~~and~~ programs located above 1 Mbyte of memory, as well as within 1st 1 Mbyte of memory.
- Segment address not present.
 - ↳ In place of segment address, Segment register contains a selector that selects a descriptor from a descriptor table. The descriptor describes the memory segments **location, length, access rights.**




- Offset address can be 32 bit no. instead of a 16 bit no in the protected mode..

Selectors and descriptors:

→ Selects one of (2⁸¹⁹²) descriptor

Segment Register
Selector

31 80286



Descriptor: → Global descriptor → System → applies all programs
→ Local descriptor → Applications

- (i) location
- (ii) Length
- (iii) Access Rights

Base address → starting location of memory segment.

80286 → 24 bits (Segment at any location 16 MB memory)

80386 → 32 bit (4 GiByte of memory)

$$24 = 2^{24} = 2^4 \cdot 2^{20} \\ = 16 \text{ MB}$$

$$32 = 2^2 \cdot 2^{30} = 4 \text{ GiB}$$

$$2^{10} = 1 \text{ KB}$$

$$2^{20} = 1 \text{ MB}$$

$$2^{30} = 1 \text{ GiB}$$

$$2^{40} = 1 \text{ TB}$$

Sat / Sun / Mon / Tue / Wed / Thu / Fri
□ □ □ □ □ □ □

Date : / /

Length

→ size of segment.

Limit → contains the last offset address in a segment.

80286 → 16 bit [base + Limit] (1-64 KB)

80386 → 20 bit (1 MB on 4 KB on 4 KB in length)

G₁ — bit (Granularity) :

G₁ = 0, limit has length of 20 bit. FFFFH

G₁ = 1, ~~limit~~ appends/multiply it by ~~FFFFH~~


(multiply by 4 K bytes)

FFFFF~~FFF~~FFF H

D-bit :

D = 0, 16 bit (operand)


D = 1, 32 bit




AV bit :

AV = 0, Segment not available


AV = 1, Segment available




Access Rights Byte:




- Contains access to protected mode Segment
- If segment goes beyond this limit, program is interrupted by microprocessor indicating a general protection fault.
- Can specify whether a data segment can be written or is write protected.



Access Rights Byte



Segment Register



- TI=0 (Global description)
 TI=1 (Local description)
- RPL - Request Privilege level of a memory segment
 PL(00) - highest Priv
 PL(11) - lowest Priv

Sat / Sun / Mon / Tue / Wed / Thu / Fri

Date : / /

Access Rights
Segment
pointer

• PL < RPL

access is granted

$\begin{cases} A=0 \rightarrow \text{segment not accessed} \\ A=1 \rightarrow \text{segment can be accessed} \end{cases}$

$\begin{cases} R=0 \rightarrow \text{not read} \\ R=1 \rightarrow \text{read} \end{cases}$

$\begin{cases} W=0 \rightarrow \text{not write} \\ W=1 \rightarrow \text{write} \end{cases}$

$\begin{cases} ED=0 \rightarrow \text{segment expand upward (data segment)} \\ ED=1 \rightarrow \text{segment expand downward (stack segment)} \end{cases}$

$\begin{cases} C=0 \rightarrow \text{ignore DPL} \\ C=1 \rightarrow \text{abide by PL} \end{cases}$

DPL → Description Privilege levels

$\begin{cases} S=0 \rightarrow \text{system descriptor} \\ S=1 \rightarrow \text{code / data segment descriptor} \end{cases}$

$\begin{cases} P=0 \rightarrow \text{descriptor undefined} \\ P=1 \rightarrow \text{segment valid base + limit} \end{cases}$

$\begin{cases} E=0 \rightarrow \text{descriptor describe data segment} \\ E=1 \rightarrow \text{-- " " code "} \end{cases}$

$\begin{cases} E=0 \rightarrow \text{descriptor describe data segment} \\ E=1 \rightarrow \text{-- " " code "} \end{cases}$

Addressing modes : (Bharat)MOV AX, BX

mov destination, source

In which an operand is given in an instruction

25

1) Immediate:

- data in the instruction

Eg: mov CL, 34H ; CL \leftarrow 34Hmov CX, 2000H ; CX \leftarrow 2000H2) Register:


- data inside the Register

Eg: mov CL, BL ; CL \leftarrow BLmov CX, BX ; CX \leftarrow BXINC BX ; BX \leftarrow BX + 1

③ Direct:

- address in the instruction


↳ telling the processor go to the address from there you will get the data



mov cl, [2000H]; CL ← DS: [2000H]
 offset address Segment address

mov cx, [2000H]; CL ← DS: [2000H]
 CH ← DS: [2001H]

mov [2000H], CL; DS: [2001H] ← CL



MOV BL, [4000H] → Direct
 MOV CL, [5000H] → Direct
 ADD BL, CL → Register
 ADD BL, 25H → Immediate
 MOV [6000H], BL → Direct

One location
 always carry
 1 Byte
 of Data

► [] square indicating address

④ Indirect : \rightarrow 32 type

more than 50% of operation using indirect addressing

Well developed addressing mode

- Address in Register

\hookrightarrow In the instruction there will be a register, processor will go to that register.

That register will give address. Processor will go to the address. From there processor get the data.


① Register Indirect: (Address \leftarrow Register)

Eg: $MOV CL, [BX]$; $CL \leftarrow DS: [BX]$
 $MOV CX, [BX]$; $CX \leftarrow DS: [BX]$
 $CH \leftarrow DS: [BX+1]$

$MOV [i]$ - direct
 $MOV [i]$

\hookrightarrow Indirect

DS



• Initialize BX with the value 15000H

$MOV CL, [5000H]$; $CL \leftarrow DS: [5000H]$

Direct addressing


$(MOV BX, 5000H)$
 $(MOV CL, [BX])$

$CL \leftarrow DS: [5000H]$

Indirect addressing \rightarrow By indirect

use for series of location

By indirect
 BX we can get multiple address values



Registers:


- AX
- BX → Only can use for memory address,
- CX
- DX
- BP, SI, DI

Offset Registers can use

$Bx, SI, DI \rightarrow DS$
 $BP \rightarrow SS$

$Bx, BP \rightarrow$ Base Register
 $SI, DI \rightarrow$ Index

(II)

Register Relative:(address \leftarrow Register + displacement)MOV CL, $[Bx+03H]$; CL \leftarrow DS: $[Bx+03H]$ MOV CL, $[BP+05H]$; CL \leftarrow SS: $[BP+05H]$

(III)

Base Indexed(address \leftarrow base register + index register)~~Eg:~~ MOV CL, $[Bx+SI]$; CL \leftarrow DS: $[Bx+SI]$ MOV CL, $[BP+SI]$; CL \leftarrow SS: $[BP+SI]$ $Bx + \text{index}$

By incrementing index
We can get series
of data.

Sat / Sun / Mon / Tue / Wed / Thu / Fri
□ □ □ □ □ □ □

Date:/...../.....

IV

Base Relative Plus indexed

(address ← base Register + index Register + displacement)

Ex:

MOV CL, [BX+SI+03H]; CL ← DS: [BX+SI+03H]

Implied:

STC; CF ← 1

CLC; CF ← 0

DAA; Decimal Adjust after addition


→ 123 → 13 ; [10+03H], 13 VOM

→ 123 → 13 ; [10+03H], 13 VOM

→ 123 → 13 ; [10+03H], 13 VOM

push & pop instructions;

~~17~~



⊕ push and pop don't support

Immediate addressing mode.


⊕ must be 16 bits Register

① push Bx:

SS: [SP-1] \leftarrow BH

SS: [SP-2] \leftarrow BL

SP \leftarrow SP-2



Sat / Sun / Mon / Tue / Wed / Thu / Fri

□ □ □ □ □ □ □

Date :/...../.....

II POP Box :

SS	89
SP	89
SP+1	12
SP+2	XX
...	



BL ← SS: [SP]

BH ← SS: [SP+1]

SP ← SP+2

18	8-92
18	8-92
XX	92

HQ → [8-92]: 82

18 → [8-92]: 82

8-92 → 92

Chapter-04

Data Movement Instructions

Sat / Sun / Mon / Tue / Wed / Thu / Fri

Date : / /

4-1

MOV: Revisited

Machine Language

The opcode

MOD Field

Register Assignments


R/M Memory addressing

special addressing Mode

32 bit Addressing modes

An immediate instruction

Segment mov instruction




Conversion

• Tables

4-2

push/pop






0001 - 8

1101 - 8

0 111 - 3

0 011 - 9



SP



Data movement instructions: S-M

Mov, MOVsx, MOVzx, push, pop, BSWAP
 XCHG, XLAT, IN, OUT, LEA, LODS, LES, LFS
 LAHF, SAHF


String instructions:

Movs, LODS, STOS, JNS, OUTS

MOV AX, 25H

Instruction Format: *MOV Ax, Bx + [1000H]*
 ↪ 010 - - - Displacement

1) 16 bit:



Opcode
1-2 bytes

MOD-REG-R/M
0-1 bytes

Displacement
0-1 bytes

Immediate
0-2 bytes

MOD
00
01
10
11


66 8B EC H

Sat / Sun / Mon / Tue / Wed / Thu / Fri

□ □ □ □ □ □ □

Date:

2) 32 bit:



• 32 bit start with 66 / 67

opcode:

I) Assembly \rightarrow Binary

II) Binary \rightarrow Assembly

MOV · AX, BX
opcode

► 8B EC H

16 bit

1000 1011 1110 1100

Byte 1

Byte 2

► Assembly:

Byte-01 DW MOD
1000 1011 1110 1100
Byte-02 REG1 R/M

opcode : 1000 10
Operation code

intel
manual
MOV AL, BL

Direction

D \rightarrow 0: REG1 \rightarrow R/M
 \rightarrow 1: R/M \rightarrow REG1

W \rightarrow 0 (more one byte of data)
MOV AL, BL

Word · (16) AX, BX, CX
double word (32) EAX, EBX

Sat / Sun / Mon / Tue / Wed / Thu / Fri

Date : / /

MOD, REG, R/m

• Convert binary
To \rightarrow Assembly

8BEC H

opcode
1000 10 11

REG 11101100
R/M 100
MOD

D=1

REG \rightarrow Destination

R/m \rightarrow Source

MOV REG, R/M

MOD	Function
00	NO displacement $MOV AL, [DI]$
01	8-bit sign extended displacement $MOV AL, [DI+8]$
100	16-bit signed displacement $MOV AL, [DI+1000H]$
11	R/M is a register

MOD \rightarrow 11

so, R/M is Register

MOV BP, SP

REG1 (when R/M = 11) R/M is a Register:

Code	W=0 (Byte)	W=1 (Word)	W=2 (Double word)
000	AL	AX	EAX
001	CL	CX	ECX
010	DL	DX	EDX
011	BL	BX	EBX
100	AH	SP	ESP
101	CH	BP	EBP
110	DH	SI	ESI
111	BH	DI	EDI

When R/M ≠ 11

R/M code	Addressing mode	
	16 bit	32 bit
000	DS: [BX+SI]	DS: [EAX]
001	DS: [BX+DI]	DS: [ECX]
010	SS: [BP+SI]	DS: [EDX]
011	SS: [BP+DI]	DS: [EBX]
100	DS: [SI]	Scaled I. bit
101	DS: [DI]	SS: [EBP]
110	SS: [BP]	DS: [ESI]
111	DS: [BX]	DS: [EDI]

Load effective address: LEA

→ Compute the effective address of 2nd operand (Source) & stores it in 1st operand (Destination)

→ Unlike mov instruction LEA

Stores Computed address → target register

Stores contents (data) of target register

→ **LEA BX, [DI]** loads the offset address

Specified by **[DI]** → BX

→ **MOV BX, [DI]** loads data stored at memory location **[DI]** → BX

→ **MOV BX, OFFSET LIST** performs same function as **LEA BX, LIST**

* → OFFSET works with simple operands (LIST) & not with **[DI]**, **LIST [SI]**.....

→ OFFSET is more efficient (1 CLK cycle) than LEA (2 CLK cycle)

→ MOV BX, OFFSET LIST is faster because assembler calculate offset address of LIST.

MICROprocessor calculates address of LEA instruction.


Sat / Sun / Mon / Tue / Wed / Thu / Fri
□ □ □ □ □ □ □

Date: / /

LODS String Data Transfer Instruction:

Move AX, [DI] Byte, Word, Doubleword, Quad word

↳ deals with single data



LODS, STOS, MOVS, INS, OUTS. } string data

LODS:

loads accumulator (AL, AX, EAX, RAX) with the data stored at the data Segment, offset address indexed by SI

LODSB

$AL = DS: [SI]$; $SI = SI \pm 1$

LODSW

$AX = DS: [SI]$; $SI = SI \pm 2$

LODSD

$EAX = DS: [SI]$; $SI = SI \pm 4$

STOS: (Store)

→ Stores accumulator (AL, AX, EAX) at the extra segment memory location (addressed by DI register)

STOSB $ES: [DI] = AL; DI = DI + 1$

STOSW $ES: [DI] = AX; DI = DI + 2$

STOSD $ES: [DI] = EAX; DI = DI + 4$

MOVSB (transfers data from one memory location to other memory location.)

~~MOVSB~~ → data segment location addressed by SI
 \Rightarrow extra " DI

MOVSB $ES: [DI] = DS: [SI]; DI = DI + 1; SI = SI + 1$
 $DS: [SI] = ES: [DI]$

MOVSW

MOVSD

0200

W200J

0200J

Sat / Sun / Mon / Tue / Wed / Thu / Fri

Date : / /

INS : (Input string)

transfer byte, word, double word from I/O Device
to Extra Segment.

INSB ES: [DX] = [DX]
I/O address

I/O to memory
hard disk to memory

OUTS : (Output string)

From DS to I/O Device

memory to hard disk

OUTS [DX] = DS: [SI] ; SI = SI + 1