Versity) September 2022	Max. Marks: 20	*00 *00	-	2	5			2 .	2 - 1	2
	Max	BT* 0	L*3	2	ៗ	7		<u> </u>	3 5	១
		Unit.	2	O.	cy.	5		0 4	. 0	4
NMAM INSTITUTE OF TECHNOLOGY, NITTE Off-Campus Centre of Nitte (Deemed to be University)  I Sem B.Tech. (CBCS) Mid Semester Examinations - 1, September 2022	Duration: 1 Hour EC1002-1 – APPLIED DIGITAL LOGIC DESIGN	Note: Answer any One full question from each Unit.		<ul> <li>b) Given the simplified expression of a Boolean function, write the truth table, minterm list and obtain the given simplified function using K-map method.</li> <li>Y = f(a, b, c) = c'</li> </ul>		<ul> <li>b) Prove the commutative law using truth table method for both the law of addition and law of multiplication.</li> </ul>	3. a) Design a combinational logic circuit to generate an output of logic 1 whenever the result of multiplication of two numbers of	b) Realize the given Boolean expression using NOR gates only.  Also draw the logic diagram using NOR gates only.  R=f (A, B, C, D) = ABC+BC'D+A'BC	Simplify the given Boolean expression using QM technique. $G = f(a, b, c, d) = \Sigma(1, 3, 5, 7, 13, 15)$ b) An exam consisted of three questions Q1, Q2 and Q3, where the marks allotted for Q1, Q2 and Q3 were four, two and one representation.	three. Implement a combinational logic circuit which indicated whether the student has qualified in the exam or not.

BT\* Bloom's Taxonomy, L\* Level; CO\* Course Outcome; PO\* Program Outcome

\*\*\*\*\*\*\*\*\*\*\*

NMAM INSTITUTE OF TECHNOLOGY, NITTE Off-Campus Centre of Nitte (Deemed to be University)

I Sem B.Tech. (CBCS) Mid Semester Examinations - II, November 2022

Max. Marks: 20 EC1002-1 - APPLIED DIGITAL LOGIC DESIGN

Max. Marks. 20	Jnit. Marks BT* CO* PO*	4 L*2 3 1	6 L3 3 2	5 L3 3 2	5 L3 3 2	5 L1 4 1	5 L2 4 1				4 13 4	3	6 11 4 1	utcome	
Duration: 1 Hour	Note: Answer any One full question from each Unit.  Unit – I	1. a) With a neat diagram illustrate the design of full adder using two half adders.	b) Implement the function F(A,B,C,D)=Σm(6,7,9,10,13) using 8:1 multiplexer.		<ul> <li>b) Design a circuit using 3:8 decoder and OR gates that realizes following functions - f1(A,B,C)=Σm(0,4,6), f2=A+AC.</li> </ul>	Unit – II  3. a) Give the characteristic equation of T flip-flop and SR flip-flop.	<ul> <li>b) Explain the operation of master-slave JK flip-flop with truth table and timing diagram.</li> </ul>	4. a) Draw the output for the S, R and clock input as shown in below figure. Consider - ve edge of the clock.	S	"		b) Write a note on i. Latch	ii. Flip-flop iii. Characteristic equation of D flip-flop	BT* Bloom's Taxonomy, L* Level; CO* Course Outcome; PO* Program Outcome	***************************************