First Semester B.Tech. (CBCS) Degree Examinations Off-Campus Centre of Nitte (Deemed to be University) NMAM INSTITUTE OF TECHNOLOGY, NITTE

December 2022

EC1002-1 - APPLIED DIGITAL LOGIC DESIGN

Max. Marks: 100

2	w
5	-
	Fa
	H
	ň
	**
	3 1
	수
	ŭ
	S

question carries equal marks. Part - A: Multiple Choice Questions: Answer all Twenty questions in the OMR Sheet provided. Each

from Unit - I & Unit - II each and One full question from Unit - III. Part - B. Descriptive Answer type Questions: Answer Five full questions choosing Two full questions

PART - A: MULTIPLE CHOICE QUESTIONS 20 Marks

1. If we add an inverter at the output of AND gate, what function is produced B) NAND B) NAND C) OR B) NAND D) NOR 2. OR gate and will form the NOR gate? A) OR C) AND D) NOT B) NAND D) NOT D) NOT D) NOT D) NOT D) NOR and XOR B) NOR and XOR B) NOR and XOR D) SOP and POS C) MAX and MIN D) SOP and POS	The Boolean expression AB+AC'+BC simplifies to	The E	4
1. If we add an inverter at the output of AND gate, what function is Property of the A) XOR A) XOR B) NAND C) OR C) OR Given and will form the NOR gate? A) OR C) AND D) NOT What are the canonical forms of Boolean expressions? A) OR and XOR B) NOR and XOR		C) M	
1. If we add an inverter at the output of AND gate, what function is Produced A) XOR A) XOR B) NAND C) OR C) OR Qate and will form the NOR gate? A) OR C) AND D) NOT D) NOT What are the canonical forms of Boolean expressions?	B) NOR and XNOR	A) Q	
1. If we add an inverter at the output of AND gate, what function is Pro A) XOR B) NAND B) NAND C) OR D) NOR D) NOR D) NOR C) OR gate and will form the NOR gate? A) OR B) NAND D) NOT D) NOT	are the canonical forms of Boolean expressions?	wnat	
1. If we add an inverter at the output of AND gate, what function is Property of AND By NAND By NAND C) OR D) NOR D) NOR C) OR Gate and will form the NOR gate? 2. OR gate and will form the NOR gate? B) NAND	D) NOT	C) As	,
1. If we add an inverter at the output of AND gate, what function is Property of AND (a) NAND (b) NAND (c) OR (c) OR (d) NOR (2	
1. If we add an inverter at the output of AND gate, what function is pro A) XOR B) NAND C) OR D) NOR	1	e or g	
1. If we add an inverter at the output of AND gate, what function is pro			3
1. If we add an inverter at the output of AND gate, what function is pro	B) NAND		
	add an inverter at the output of AND gate, what function is pro	If we	-

The output of the logic circuit given below represents

B) AB+AC'+B

D) AB+BC

gate

Ģ,

A) BC+AC' C) AB+AC'

D) NOR

C) AND

The output Y of the logic circuit given below is:

The minimum number of NAND gates required to realise AB+AB'C+AB'C' is B) 2 D.B.

00 are universal logic gates

9. A) 1011 Adding 1001 and 0010 gives the output of Major difference between half-adders and full-adders is One operation that is not given by magnitude comparator is A) NAND and NOR C) 1010 C) Greater than A) Equal C) AND and NOT D) 0000 D) Sum B) Less than D) OR and EX-OR B) NOR AND EX-OR

A) Full-adders are made up of two half-adders
 C) Full-adders have carry input capability

B) Full-adders can handle double digit numbers D) None of these

SEE - December 2022

		EC1002-1 B) Dit	ference = 1, borrow	- 0			
		EC1002-1 Binary subtraction of 0-1 yields B) Diff A) Difference = 0, borrow = 0 C) Difference = 1, borrow = 1 C) Difference = 1, borrow subtraction operations are C) Difference = 1, borrow subtraction operations are B) 4 D) 2	ference = 0, borrow				
	11.00	A) Difference = 1, borrow = 1	possible				
		C) Difference binary subtracts B) 4					
	1	3. How many D) 2					
		A) i adder circuits r	f-adder and full-add				
		What are the two types of D) On	e and two's-compler				
	14	A) Sum and carry	e and two s-complet	nent			
		Acunchionous and	I addore are used to				
	15.	TARLES AT THE PURCH OF A PURCHING	adders are used to	make h	alf add	ders	
		A) Full adders flat					
		adding decimal numbers adding decimal numbers D) In a	a parallel full adder,	the first	stage	may b	е
		C) Full adders are illinited and	air adder				
		there are only two binary digits If A and B are the inputs of a half adder, the sum is B) A C	given by				
	16.						
			X-NOR B				
		C) A XOR B The characteristic equation for S-R flip flop is R) S +					
	17.	The characteristic equation for B) S +	RO				
		A) S+KQ					
		C(S+RO)					
1	18.	Which of the following statements are TRUE regard	ing shift registers	?			
	-	A) A shift register is a group of flip flops B) It is	not used for data st	orage			
	1	(1) It is not used for the data movement (1) Shi	t register includes s	et of late	ches		
1	9. 7	the group of bits 11001 is serially shifted (right-mo	St bit first) into a 5	hit nar	Ilal a	utput	shift
	n	egister with an initial state 01110. After three clock	pulses, the regist	er conta	ins	acput	Silit
	A) 01110 B) 000	01				
	C) 00101 D) 101	01				
20.	TI	ne minimum number of flip-flops that can be used	to construct a mo	dulue 5		4a=:-	
	A)	3 B) 8	C. Maria el test more de	uulus-J	coun	ter is	
	C)	5 D) 10					
		27,10					
		PART - B: DESCRIPTIVE ANSW	ER OHESTIONS				
			LI QUESTIONS				
1	a)	Perform number conversion (III		Marks	BT*	CO*	PO*
	-	Perform number conversion of the given numbers. i) $345_{10} = (?)_2$					
		i) 10110 011 (2)					
		ii) $10110.011_2 = (?)_{16}$					
	61	iii) AB24.C5 ₁₆ = $(?)_{10}$		5	L3		
	b)	Implement the given function using basic gates, NAI only. Y=f(a, b, c) = a+b'+bc	VD only and NOD	3	LS	1	1
	-	only. Y=f(a, b, c) = a+b'+bc	TO OTHY AND NOR				
	C)	Design a combinational circuit bases	6	5	L3	2	1
		output (Y). Indicate logic 1at the output when majori logic 1, indicate logic 0 when majority of its input are	, D, C, d) and one				
		logic 1, indicate logic 0 when majori	ly of its inputs are				
		logic 1, indicate logic 0 when majority of its input are not specified when number of 1's and 0's, are equal	logic 0. Output is				
		os, are equal	at the input	6	L3	2	1
	a)	Design a combinational to					- 1
		output S is high when are some Circuit with inputs	P. O. R. so that				
	b)	The ball of the Date	The second control of				1147
	c)	State and prove the DeMorgan's laws using truth ta	No moth	5	L3	2	1
		Find the minimal sum expression for the given Boole QM technique. $W=f(a,b,c,d)=\sum_{m=0}^{\infty} m(0,1,2,3,6,7,8,9,1)$	one method.	5	L2	1	1
		QM technique. W= $f(a,b,c,d)$ = $\sum m(0,1,2,3,6,7,8,9,1)$	an function using				
	a)	Obtain minimal	4,15)	6	L3	2	1
	-	Obtain minimal sum expression for the given Boolea i) $P=f(a,b,c,d)=\sum m(0.1.3.3.3.3)$					4.4
		i) P-s(-1	n functions using				
		i) $P=f(a,b,c,d)=\sum_{i} m(0,1,2,3,8,9)$ ii) $Q=f(a,b,c,d)=\sum_{i} m(0,1,2,3,8,9)$	Julia				
		ii) $Q=f(a,b,c,d)=\sum m(0,1,2,3,8,9)$ iii) $R=f(a,b,c,d)=\prod m(1,2,3,4,9,14,15)$					
		$K=f(a,b,c,d)=\prod M(1,2,3,4,9,10,9,14,15)$					
		iii) $R = f(a,b,c,d) = \prod M(1,2,3,4,9,10) + dc(0,14,15)$					
		CONTRACTOR OF THE PARTY OF THE		5	L3	2	1

1

5

5

L2

L3

8

8

positive edge triggered JK flip flops with minimal combinational gating. BT* Bloom's Taxonomy, L* Level; CO* Course Outcome; PO* Program Outcome

b) Design a synchronous counter to count $0 \rightarrow 1 \rightarrow 4 \rightarrow 6 \rightarrow 7 \rightarrow 5 \rightarrow 0$ using

8. a) Derive characteristic equations of JK, SR and T flip flops.