



EC1002 – APPLIED DIGITAL LOGIC DESIG

Set 1

Q.NO.		ANS
1	<p>If we add an inverter at the output of AND gate, what function is produced?</p> <p>a)XOR b)NAND c)OR d)NOR</p>	b
2	<p>OR gate and----- will form the NOR gate?</p> <p>a)OR b)NAND c)AND d)NOT</p>	d
3	<p>What are the canonical forms of Boolean expressions?</p> <p>a)OR and XOR b) NOR and XNOR</p> <p>c)MAX and MIN d)SOP and POS</p>	d
4	<p>The Boolean expression $AB+AC'+BC$ simplifies to</p> <p>a)$BC+AC'$ b)$AB+AC'+B$</p> <p>c)$AB+AC'$ d)$AB+BC$</p>	a
5	<p>The output of the logic circuit given below represents _____ gate.</p>  <p>a)OR b)NOR c)AND d)NAND</p>	d
6	<p>The output Y of the logic circuit given below is:</p>  <p>a)1 b)0 c)X d)X'</p>	a
7	<p>The minimum number of NAND gates required to realise $AB+AB'C+AB'C'$ is</p>	d

	a)3 b)2 c)1 d)0	
8	<p>----- are universal logic gates.</p> <p>a) NAND and NOR b) NOR AND EX-OR</p> <p>c) AND and NOT d) OR and EX-OR</p>	A
9	<p>One operation that is not given by magnitude comparator is</p> <p>a) Equal b) Less than c) Greater than d) Sum</p>	
10	<p>Adding 1001 and 0010 gives the output of</p> <p>a) 1011 b) 1111 c) 1010 d) 0000</p>	
11	<p>Major difference between half-adders and full-adders is</p> <p>a) Full-adders are made up of two half-adders</p> <p>b) Full-adders can handle double digit numbers</p> <p>c) Full-adders have carry input capability</p> <p>d) None</p>	
12	<p>Binary subtraction of 0-1 yields</p> <p>a) Difference = 0, borrow = 0 b) Difference = 1, borrow = 0</p> <p>c) Difference = 1, borrow = 1 c) Difference = 0, borrow = 1</p>	
13	<p>How many basic binary subtraction operations are possible?</p> <p>a) 1 b) 4 c) 3 d) 2</p>	
14	<p>What are the two types of basic adder circuits?</p> <p>a) Sum and carry</p> <p>b) Half-adder and full-adder</p> <p>c) Asynchronous and synchronous</p> <p>d) One and two's-complement</p>	
15	<p>Which of the following is correct for full adders?</p> <p>a) Full adders have the capability of directly adding decimal numbers</p> <p>b) Full adders are used to make half adders</p>	

	<p>c) Full adders are limited to two inputs since there are only two binary digits</p> <p>d) In a parallel full adder, the first stage may be a half adder</p>	
16	<p>If A and B are the inputs of a half adder, the sum is given by ____</p> <p>a) A AND B b) A OR B c) A XOR B d) A EX-NOR B</p>	
17	<p>The correct combination of characteristic equation Q_{n+1} of S-R flip flop is</p> <p>a. $\bar{S} + \bar{R}Q_n$</p> <p>b. $\bar{S} + R\bar{Q}_n$</p> <p>c. $S + \bar{R}Q_n$</p> <p>d. $S + RQ_n$</p>	c
18	<p>The correct combination of characteristic equation Q_{n+1} of J-K flip flop is-</p> <p>a. $J\bar{Q}_n + \bar{K}Q_n$</p> <p>b. $JQ_n + KQ_n$</p> <p>c. $\bar{J}Q_n + K\bar{Q}_n$</p> <p>d. $J\bar{Q}_n + \bar{K}Q_n$</p>	a
19	<p>The correct combination of characteristic equation Q_{n+1} of T flip flop is</p> <p>a. $TQ_n + T\bar{Q}_n$</p> <p>b. $\bar{T}Q_n + T\bar{Q}_n$</p> <p>c. $\bar{T}Q_n + \bar{T}\bar{Q}_n$</p> <p>d. $T\bar{Q}_n + T\bar{Q}_n$</p>	b

20	<p>The correct combination of characteristic equation Q_{n+1} of D flip flop is-</p> <p>a. D</p> <p>b. DQ_n</p> <p>c. \overline{D}</p> <p>$D\overline{Q_n}$</p>	a
-----------	-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	----------

Set 2

Q.NO.		ANS
1	<p>Which of the following logic gates provides output as 0 when both inputs are the same (either 0 or 1)?</p> <p>a) XNOR b)XOR c)NOR d)NAND</p>	b
2	<p>An XNOR gate produces an output only when the two inputs are:</p> <p>a)High</p> <p>b)Different</p> <p>c)Low</p> <p>d)Same</p>	d
3	<p>The octal equivalent of 1100101.001010 is</p> <p>a)624.12 b)145.12</p> <p>c)154.12 d)145.21</p>	b
4	<p>Convert the binary equivalent 10101 to its decimal equivalent</p> <p>a)21 b)12 c)22 d)31</p>	a
5	<p>Which of the following is not a binary number</p> <p>a)111 b)101 c)11E d)000</p>	c

6	What could be the maximum value of a single digit in an octal number system? a) 8 b)7 c)6 d)5	b
7	The maximum number of bits sufficient to represent an octal number in binary is a) 4 b)3 c)7 d)8	b
8	Convert $(22)_8$ into its corresponding decimal number. a) 28 b)18 c)81 d)82	b
9	If A and B are the inputs of a half adder, the carry is given by a) A AND B b) A OR B c) A XOR B d) A EX-NOR B	a
10	Half-adders have a major limitation in that they cannot _____ a) Accept a carry bit from a present stage b) Accept a carry bit from a next stage c) Accept a carry bit from a previous stage d) Accept a carry bit from the following stages	c
11	If A, B and C are the inputs of a full adder then the carry is given by _____ a) A AND B OR (A OR B) AND C b) A OR B OR (A AND B) C c) (A AND B) OR (A AND B) C d) A XOR B XOR (A XOR B) AND C	a
12	How many AND, OR and EXOR gates are required for the configuration of full adder? a) 2, 2, 2 b) 2, 1, 2 c) 3, 1, 2 d) 4, 0, 1	a
13	Let the input of a subtractor is A and B then what the output will be if $A = B$? a) 0 b) 1 c) A d) B	a
14	Let A and B is the input of a subtractor then the output will be	a

	a) A XOR B b) A AND B c) A OR B d) A EXNOR B	
15	Full subtractor is used to perform subtraction of _____ a) 2 bits b) 3 bits c) 4 bits d) 8 bits	b
16	The full subtractor can be implemented using _____ a) Two XOR and an OR gates b) Two half subtractors and an OR gate c) Two multiplexers and an AND gate d) Two comparators and an AND gate	b
17	A sequential circuit design is used to _____ a. Count up b. Count down c. Decode an end count d. Count in a random order	d
18	The minimum number of flip-flops that can be used to construct a modulus-5 counter is _____ a. 3 b. 8 c. 5 d. 10	a
19	Normally, the synchronous counter is designed using ____ a. S-R flip-flops b. J-K flip-flops c. D flip-flops d. T flip-flops	b

20	<p>What is a state diagram?</p> <p>a. It provides the graphical representation of states</p> <p>b. It provides exactly the same information as the state table</p> <p>c. It is same as the truth table</p> <p>d. It is similar to the characteristic equation</p>	b

Set 3

Q.NO.		ANS
1	<p>Which of the following is the correct representation of a binary number?</p> <p>a) $(124)_2$ b) 1110 c) $(110)^2$ d) $(000)_2$</p>	d
2	<p>Which out of the following binary number is equivalent to decimal number 24</p> <p>a) 1101111 b) 11000</p> <p>c) 111111 d) 110011</p>	b
3	<p>The number of digits required to represent a decimal number 31 in equivalent binary form</p> <p>a) 2 b) 4 c) 5 d) 6</p>	c
4	<p>The octal equivalent of 110001011100 is</p> <p>a) 6134 b) 5264 c) 6258 d) 5023</p>	a
5	<p>Convert $(64)_{16}$ into its corresponding binary number</p>	b

	a) 1101100 b)1100100 c)111000 d)01011110	
6	<p>Simplify $Y = AB' + (A' + B)C$.</p> <p>a) $AB' + C$</p> <p>b) $AB + AC$</p> <p>c) $A'B + AC'$</p> <p>d) $AB + A$</p>	a
7	<p>The Boolean expression for a 3-input AND gate is _____.</p> <p>A. $X = AB$</p> <p>B. $X = ABC$</p> <p>C. $X = A + B + C$</p> <p>D. $X = AB + C$</p>	b
8	<p>Which of the following binary number is equivalent to decimal number 24</p> <p>a) 11000</p> <p>b) 1101111</p> <p>c) 101011</p> <p>d) 11100</p>	a
9	<p>The output of a full subtractor is same as _____</p> <p>a) Half adder</p> <p>b) Full adder</p> <p>c) Half subtractor</p> <p>d) Decoder</p>	b
10	<p>Fast-look-ahead carry circuits found in most 4-bit full-adder circuits which _____</p> <p>a. Determine sign and magnitude</p> <p>b. Reduce propagation delay</p> <p>c. Add a 1 to complemented inputs</p> <p>d. Increase ripple delay</p>	b

11	<p>One way to make a four-bit adder to perform subtraction is by</p> <ol style="list-style-type: none"> Inverting the output Inverting the carry-in Inverting the B inputs Grounding the B inputs 	c
12	<p>What distinguishes the look-ahead-carry adder?</p> <ol style="list-style-type: none"> It is slower than the ripple-carry adder It is easier to implement logically than a full adder It is faster than a ripple-carry adder It requires advance knowledge of the final answer 	c
13	<p>Carry lookahead logic uses the concepts of _____</p> <ol style="list-style-type: none"> Inverting the inputs Complementing the outputs Generating and propagating carries Ripple factor 	d
14	<p>A circuit that converts n inputs to 2^n outputs is called</p> <ol style="list-style-type: none"> Encoder Decoder Comparator Adder 	b
15	<p>Encoders can be made by three</p> <ol style="list-style-type: none"> AND gates OR gates XOR gates XNOR gates 	b
16	<p>How many 3:8 line decoders with enable input line are required to 6:64 line decoder without using any other logic gates?</p> <ol style="list-style-type: none"> 7 	b

	b. 9 c. 8 d. 10	
17	<p>The expression for MOD number for a ripple counter with N flip-flops is</p> <p>a. N b. 2^N c. 2^{N-1} d. 2^N-1</p>	b
18	<p>Propagation delay of flip flops used for counter design largely affects the speed of operation of-</p> <p>a. Asynchronous (ripple) counter b. Synchronous up counter c. Synchronous down counter</p> <p>Synchronous up down counter</p>	a
19	<p>In _____, the flip-flop output transition serves as a source for triggering other flip-flops.</p> <p>a. Shift register b. Ripple counter c. Serial adder d. Parallel adder</p>	b
20	<p>A ripple counter with n flip-flops can function as a –</p> <p>a. n:1 counter b. n/2:1 counter c. 2n:1 counter</p>	d

	d. $2^n:1$ counter	
--	--------------------	--

Set 4

Q.NO.		ANS
1	The base of hexadecimal number system is a) 2 b) 8 c) 10 d) 16	d
2	How many AND gates are required to realise $Y = CD + EF + G$? a) 4 b) 5 c) 3 d) 2	d
3	What can eliminate two variables and their complements? a) pair b) quad c) octet d) overlapping group	b
4	The simplified SOP (Sum of product) form of the boolean expression $(P+Q'+R').(P+Q'+R).(P+Q+R')$ is a) $(P'.Q+R')$ b) $(P+Q'.R')$ c) $(P'.Q+R)$ d) $(P.Q+R)$	b
5	The output of a logic gates is 1 when all its inputs are at logic 0 the gate is either a) NAND or EX-OR b) OR or EX-NOR c) AND or EX-or d) NOR or EX-NOR	d

6	<p>How many NAND gates and NOT gates are required for the construction of EXOR.</p> <p>a) 3,4 b) 4,5 c) 5,4 4,3</p>	b
7	<p>Which of the following expressions does not represent exclusive NOR of x and y?</p> <p>a) $xy+x'y'$ b) $x \text{ XOR } y'$ c) $x' \text{ XOR } y$ d) $x' \text{ XOR } y'$</p>	d
8	<p>A 3 variable karnaugh map has _____</p> <p>a. Eight cells b. Three cells c. Sixteen cells d. Four cells</p>	a
9	<p>Which of the following can be represented for decoder?</p> <p>a. Sequential circuit b. Combinational circuit c. Logical circuit d. None of the mentioned</p>	b
10	<p>BCD to seven segment conversion is a _____</p> <p>a. Decoding process b. Encoding process c. Comparing process d. None of the mentioned</p>	a
11	<p>Decoder is constructed from _____</p> <p>a. Inverters</p>	c

	<ul style="list-style-type: none"> b. AND gates c. Inverters and AND gates d. None of the mentioned 	
12	<p>Which of the following represents a number of output lines for a decoder with 4 input lines?</p> <ul style="list-style-type: none"> a. 15 b. 16 c. 17 d. 18 	b
13	<p>Decoders and Encoders are doing reverse operation.</p> <ul style="list-style-type: none"> a. True b. False 	a
14	<p>If we record any music in any recorder, such types of process is called _____</p> <ul style="list-style-type: none"> a. Multiplexing b. Encoding c. Decoding d. Demultiplexing 	b
15	<p>Can an encoder be a transducer?</p> <ul style="list-style-type: none"> a. Yes b. No c. May or may not be d. Both are not even related 	a
16	<p>How many combinations are possible for 8-bit input encoder?</p> <ul style="list-style-type: none"> a. 8 b. 2^8 c. c4 d. 2^4 	b

17	<p>Which shift register counter required the most decoding circuitry?</p> <ul style="list-style-type: none"> a. Johnson counter b. Ring counter c. Ripple counter d. MOD counter 	c
18	<p>Maximum count value of a n bit counter is-</p> <ul style="list-style-type: none"> a. 2^n-1 b. 2^n c. 2^{2n} d. 2^n+1 	a
19	<p>In which one of the following counters, the flip flops are not clocked simultaneously?</p> <ul style="list-style-type: none"> a. Synchronous counter b. Asynchronous counter/ripple counter c. Both a and b d. None of the above 	b
20	<p>In which one of the following one the output will always follow a sequence either in downward or upward direction?</p> <ul style="list-style-type: none"> a. Counters b. Registers c. Both a and b d. None of the above 	a

Set 5

Q.NO.		ANS
1	<p>An OR gate has 4 inputs. One input is high and the other three are low the output is</p> <p>a) Low</p> <p>b) High</p> <p>c) alternately high and low</p> <p>d) may be high or low depending on relative magnitude of inputs</p>	b
2	<p>Express the Boolean function $F = A + B'C$ as standard sum of minterms.</p> <p>a) $\Sigma(1, 4, 5, 6, 7)$</p> <p>b) $\Sigma(2, 3, 5, 8, 9)$</p> <p>c) $\Sigma(1, 2, 4, 6, 8)$</p> <p>d) $\Sigma(1, 3, 4, 5, 7)$</p>	a
3	<p>Tabular column is also known as _____ method</p> <p>a) Karnaugh map</p> <p>b) Quine Mc Cluskey</p> <p>c) Prime Implicant</p> <p>d) None of the above.</p>	b
4	<p>Complement of the expression $A'B + CD'$ is _____</p> <p>a) $(A' + B)(C' + D)$</p> <p>b) $(A + B')(C' + D)$</p> <p>c) $(A' + B)(C' + D)$</p> <p>d) $(A + B')(C + D')$</p>	b
5	<p>The minterm expression of $f(P, Q, R) = PQ + QR' + PR'$ is</p> <p>A.) $m_2 + m_4 + m_6 + m_7$</p> <p>B.) $m_0 + m_1 + m_3 + m_5$</p> <p>C.) $m_0 + m_1 + m_6 + m_7$</p>	a


	D.) $m_2+m_3+m_4+m_5$	
6	<p>The observation that a bubbled input OR gate is interchangeable with a bubbled output AND gate is referred to as _____.</p> <p>a) A Karnaugh map</p> <p>b) Demorgan's second theorem</p> <p>c) Commutative law of addition</p> <p>d) Associative law of multiplication</p>	b
7	<p>What is the equivalent of (+)ve AND using assertion level logic?</p> <p>a)(-)ve OR</p> <p>b)(+)ve OR</p> <p>c)(-)ve NAND</p> <p>d)(+)ve NAND</p>	a
8	<p>Which of the following is a SOP equation?</p> <p>a)$(A+B)(A+C)$</p> <p>b)$AB+AC$</p> <p>c) Both a and b</p> <p>d) NOT A</p>	a
9	<p>Can an encoder be called a multiplexer?</p> <p>a. No</p> <p>b. Yes</p> <p>c. Sometimes</p> <p>d. Never</p>	b
10	<p>A digital multiplexer is a combinational circuit that selects</p> <p>a. One digital information from several sources and transmits the selected one</p> <p>b. Many digital information and convert them into one</p> <p>c. Many decimal inputs and transmits the selected information</p> <p>d. Many decimal outputs and accepts the selected information</p>	a

11	<p>4 to 1 MUX would have _____</p> <ul style="list-style-type: none"> a. 2 inputs b. 3 inputs c. 4 inputs d. 5 inputs 	c
12	<p>The two input MUX would have _____</p> <ul style="list-style-type: none"> a. 1 select line b. 2 select lines c. 4 select lines d. 3 select lines 	a
13	<p>Which of the following circuit can be used as parallel to serial converter?</p> <ul style="list-style-type: none"> a. Multiplexer b. Demultiplexer c. Decoder d. Digital counter 	a
14	<p>How many select lines would be required for an 8-line-to-1-line multiplexer?</p> <ul style="list-style-type: none"> a. 2 b. 4 c. 8 d. 3 	a
15	<p>In a multiplexer the output depends on its _____</p> <ul style="list-style-type: none"> a. Data inputs b. Select inputs c. Select outputs d. Enable pin 	b
16	<p>In 1-to-4 multiplexer, if $C1 = 0$ & $C2 = 1$, then the output will be _____</p>	b

	<ul style="list-style-type: none"> a. Y0 b. Y1 c. Y2 d. Y3 	
17	<p>The synchronous counter is also called a parallel counter.</p> <ul style="list-style-type: none"> a. True b. False 	a
18	<p>In asynchronous counter, the maximum frequency of operation is low compared to parallel counter.</p> <ul style="list-style-type: none"> a. True b. False 	a
19	<p>Other name for Asynchronous counters is _____ counters.</p> <ul style="list-style-type: none"> a. Ripple b. Up counter c. Down counter d. Modulous 	a
20	<p>How many types of the counter are there?</p> <ul style="list-style-type: none"> a. 2 b. 3 c. 4 d. 5 	a

Set 6

Q.NO.		ANS
1	<p>The boolean function $A+BC$ is a reduced form of</p> <p>a) $AB+BC$</p> <p>b) $(A+B)(A+C)$</p> <p>c) $A'B+AB'C$</p> <p>d) $(A+C)B$</p>	b
2	<p>How many AND gates are required to realize $Y = CD + EF + G$?</p> <p>a) 4 b) 5 c) 3 d) 2</p>	d
3	<p>If a 3-input NOR gate has eight input possibilities, how many of those possibilities will result in a HIGH output?</p> <p>a) 1 b) 2 c) 7 d) 8</p>	a
4	<p>The inverter is ..</p> <p>a) NOT GATE b) NOR GATE c) AND GATE d) OR GATE</p>	a
5	<p>An exclusive NOR gate is logically equal to</p> <p>a. inverter followed by an XOR gate</p> <p>b. NOT gate followed by an exclusive XOR gate</p> <p>c. Exclusive OR gate followed by an inverter</p> <p>d. Complement of NOR gate</p>	c
6	<p>If a three variable switching function is expressed as the product of maxterms by $f(A,B,C) = \pi(0,3,5,6)$ then it can also be expressed as sum of min terms by</p> <p>a) $\pi(1,2,4,7)$</p> <p>b) $\Sigma(0,3,5,6)$</p> <p>c) $\Sigma(1,2,4,7)$</p> <p>d) $\Sigma(1,2,3,7)$</p>	c





7	<p>Canonical is a unique way of representing_____</p> <p>a)SOP</p> <p>b)Minterm</p> <p>c)Boolean Expressions</p> <p>d)POS</p>	c
8	<p>Which of the following logic expressions represents the logic diagram shown?</p>  <p>a) $X=AB'+A'B$</p> <p>b) $X=(AB)'+AB$</p> <p>c) $X=(AB)'+A'B'$</p> <p>d) $X=A'B'+AB$</p>	d
9	<p>How many AND gates are required for a 1-to-8 multiplexer?</p> <p>a. 2</p> <p>b. 6</p> <p>c. 8</p> <p>d. 5</p>	c
10	<p>Latch is a device with _____ stable states</p> <p>a. one</p> <p>b. two</p> <p>c. three</p> <p>d. infinite</p>	b
11	<p>The truth table for an S-R flip-flop has how many VALID entries?</p>	c

	a) 1 b) 2 c) 3 d) 4	
12	A basic S-R flip-flop can be constructed by cross-coupling of which basic logic gates? a) AND or OR gates b) XOR or XNOR gates c) NOR or NAND gates d) AND or NOR gates	c
13	The basic latch consists of _____ a) Two inverters b) Two comparators c) Two amplifiers d) Two adders	a
14	When both inputs of SR latches are low, the latch _____ a) Q output goes high b) Q' output goes high c) It remains in its previously set or reset state d) it goes to its next set or reset state	c
15	When the J and K inputs are low, the state of the outputs Q and Q' are a. unchanged on clocking b. changed on clocking c. changed on output d. changed on input	a
16	Which among the following is not a mode of Flip Flop representation? a. Characteristic Equations	d

	b. Excitation Tables c. Finite State Machines (FSM) d. Variable Entered Mapping (VEM)	
17	A shift register is a digital circuit that _____. a. Stores data b. Shifts the data from left to right c. Shifts the data from right to left d. All the mentioned	d
18	What is a shift register? a. An adder circuit b. A memory circuit c. A combinational circuit d. A decoder circuit	b
19	Shift register is a Digital type of register. a. True b. False	a
20	A shift register is made up of how many flip-flops? a. One b. Two c. Three or more d. None of the above	c

Set 7





Q.NO.		ANS
1	DeMorgan's theorem states that _____ a) $(AB)' = A' + B'$ b) $(A+B)' = A' * B$ c) $A' + B' = A' B'$ d) $(AB)' = A' + B$	a
2	Which of the following is an incorrect SOP expression? A. $(a+b)(a+c)$ B. $a+b$ C. $b+a.c$ D. $b'c' + bc'$	a
3	1's complement of binary number is obtained by changing a) Each 1 to 0 b) Each 0 to 1 c) Each 1 to 0 and 0 to 1 None of the above	c
4	The octal equivalent of the decimal number $(417)_{10}$ is _____ a) $(641)_8$ b) $(619)_8$ c) $(640)_8$ d) $(598)_8$	a
5	The decimal equivalent of the binary number $(1011.011)_2$ is _____ a) $(11.375)_{10}$ b) $(10.123)_{10}$ c) $(11.175)_{10}$ d) $(9.23)_{10}$	a

6	<p>The largest two digit hexadecimal number is _____</p> <p>a) (FE)16</p> <p>b) (FD)16</p> <p>c) (FF)16</p> <p>d) (EF)16</p>	c
7	<p>Representation of hexadecimal number (6DE)H in decimal:</p> <p>a) $6 * 16^2 + 13 * 16^1 + 14 * 16^0$</p> <p>b) $6 * 16^2 + 12 * 16^1 + 13 * 16^0$</p> <p>c) $6 * 16^2 + 11 * 16^1 + 14 * 16^0$</p> <p>d) $6 * 16^2 + 14 * 16^1 + 15 * 16^0$</p>	a
8	<p>Which of the figures shown below represents the exclusive-NOR gate?</p> <div style="display: flex; justify-content: space-around; align-items: center;"> <div style="text-align: center;">  <p>a.</p> </div> <div style="text-align: center;">  <p>b.</p> </div> <div style="text-align: center;">  <p>c.</p> </div> <div style="text-align: center;">  <p>d.</p> </div> </div>	B
9	<p>The full form of SR is</p> <p>a) System rated</p> <p>b) Set reset</p> <p>c) Set ready</p> <p>d) None of the Mentioned</p>	b
10	<p>In a J-K flip-flop, if J=K the resulting flip-flop is referred to as</p> <p>a) D flip-flop</p> <p>b) S-R flip-flop</p> <p>c) T flip-flop</p> <p>d) S-K flip-flop</p>	c
11	<p>The only difference between a combinational circuit and a flip-flop is that _____</p>	c

	a) The flip-flop requires previous state b) The flip-flop requires next state c) The flip-flop requires a clock pulse d) The flip-flop depends on the past as well as present states	
12	The flip-flop is only activated by _____ a) Positive edge trigger b) Negative edge trigger c) Either positive or Negative edge trigger d) Sinusoidal trigger	c
13	The S-R latch composed of NAND gates is called an active low circuit because a) It is only activated by a positive level trigger b) It is only activated by a negative level trigger c) It is only activated by either a positive or negative level trigger d) It is only activated by sinusoidal trigger	b
14	Both the J-K and T flip-flop are derived from the basic _____ a) S-R flip-flop b) S-R latch c) D latch d) D flip-flop	b
15	The flip-flops which do not have any invalid states are _____ a) S-R, J-K, D b) S-R, J-K, T c) J-K, D, S-R d) J-K, D, T	d
16	What does the triangle symbol on the clock input of a J-K flip-flop mean?	b

	a) Level enabled b) Edge triggered c) Both Level enabled; Edge triggered d) Level triggered	
17	A shift register can have _____ data input and _____ data output lines. a. Only one, only one b. Two, two c. One, two d. Three, two	c
18	The full form of SIPO is _____ a. Serial-in Parallel-out b. Parallel-in Serial-out c. Serial-in Serial-out d. Serial-In Peripheral-Out	a
19	The group of bits 11001 is serially shifted (right-most bit first) into a 5-bit parallel output shift register with an initial state 01110. After three clock pulses, the register contains _____ a. 01110 b. 00001 c. 00101 d. 00110	c
20	Which type of shift register is used to implement a digital up-down counter? a. SISO b. SIPO c. PISO d. PIPO	a

Set 8

Q.NO.		ANS
1	<p>Which of the circuits in figure (a to d) is the sum-of-products implementation of figure (e)?</p> <div style="display: flex; justify-content: space-around; align-items: flex-start;"> <div style="text-align: center;">  <p>a.</p> </div> <div style="text-align: center;">  <p>b.</p> </div> </div> <div style="display: flex; justify-content: space-around; align-items: flex-start;"> <div style="text-align: center;">  <p>c.</p> </div> <div style="text-align: center;">  <p>d.</p> </div> </div>	D
2	<p>Single looping in groups of three is a common K-map simplification technique.</p> <p>A True</p> <p>B False</p>	B
3	<p>In true sum-of-products expressions, the inversion signs cannot cover more than single variables in a term.</p> <p>True B) False</p>	A
4	<p>A combinatorial logic circuit has memory characteristics that "remember" the inputs after they have been removed</p> <p>A)True B) False</p>	B

5	<p>A Karnaugh map will _____.</p> <p>A eliminate the need for tedious Boolean simplifications</p> <p>B allow any circuit to be implemented with just AND and OR gates</p> <p>C produce the simplest sum-of-products expression</p> <p>D give an overall picture of how the signals flow through the logic circuit</p>	A
6	<p>One reason for using the sum-of-products form is that it can be implemented using all _____ gates without much difficulty.</p> <p>A NOR</p> <p>B NAND</p> <p>C AND</p> <p>D DOOR</p>	B
7	<p>The output of a gate has an internal short; a current tracer will _____.</p> <p>A. identify the defective gate</p> <p>B. show whether the gate is shorted to V_{cc} or ground</p> <p>C. probably not be able to locate the problem</p> <p>D. be able to identify the defective load node</p>	A

8	<p>A gate that could be used to compare two logic levels and provide a HIGH output if they are equal is a(n) _____.</p> <p>A XOR gate</p> <p>B. XNOR gate</p> <p>C. NAND gate</p> <p>D NOR gate</p>	B
9	<p>On a positive edge-triggered S-R flip-flop, the outputs reflect the input condition when</p> <p>a) The clock pulse is LOW</p> <p>b) The clock pulse is HIGH</p> <p>c) The clock pulse transitions from LOW to HIGH</p> <p>d) The clock pulse transitions from HIGH to LOW</p>	c
10	<p>D flip-flop is a circuit having _____</p> <p>a) 2 NAND gates</p> <p>b) 3 NAND gates</p> <p>c) 4 NAND gates</p> <p>d) 5 NAND gates</p>	c
11	<p>In a positive edge triggered JK flip flop, a low J and low K produces?</p> <p>a) High state</p> <p>b) Low state</p> <p>c) Toggle state</p> <p>d) No Change State</p>	d
12	<p>S-R type flip-flop can be converted into D type flip-flop if S is connected to R through _____</p>	c

	a) OR Gate b) AND Gate c) Inverter d) Full Adder	
13	The term synchronous means _____ a) The output changes state only when any of the input is triggered b) The output changes state only when the clock input is triggered c) The output changes state only when the input is reversed d) The output changes state only when the input follows it	b
14	The S-R, J-K and D inputs are called _____ a) Asynchronous inputs b) Synchronous inputs c) Bidirectional inputs d) Unidirectional inputs	b
15	For realisation of JK flip-flop from SR flip-flop, the input J and K will be given as _____ a) External inputs to S and R b) Internal inputs to S and R c) External inputs to combinational circuit d) Internal inputs to combinational circuit	a
16	The K-map simplification for realisation of SR flip-flop from JK flip-flop is _____ a) $J=1, K=0$ b) $J=R, K=S$ c) $J=S, K=R$ d) $J=0, K=1$	c
17	Shift register is a____?	a

	<ul style="list-style-type: none"> a. Digital circuit b. Analog circuit c. Logic circuit d. Series circuit 	
18	<p>Which of the following is a disadvantage of shift registers?</p> <ul style="list-style-type: none"> a. The memory size of a shift register is limited to the number of flip-flops used in the register b. The time required to access data from a shift register is more than that of a random access memory unit c. The reliability of the circuit decreases as its complexity increases d. None of above 	a
19	<p>Which of the following is a advantage of shift registers?</p> <ul style="list-style-type: none"> a. The memory size of a shift register is limited to the number of flip-flops used in the register b. The time required to access data from a shift register is less than that of a random access memory unit c. The reliability of the circuit decreases as its complexity increases d. None of above 	b
20	<p>Which of the following statements are TRUE regarding shift registers?</p> <ul style="list-style-type: none"> a. A shift register is a group of flip flops b. It is not used for data storage c. It is not used for the data movement d. Shift register includes set of latches 	a

Set 9

Q.NO.		ANS
1	<p>A half-adder does not have _____.</p> <p>A. carry in</p> <p>B. carry out</p> <p>C. two inputs</p> <p>D. all of the above</p>	A
2	<p>The output of an exclusive-NOR gate is 1. Which input combination is correct?</p> <p>A. A = 1, B = 0</p> <p>B. A = 0, B = 1</p> <p>C. A = 0, B = 0</p> <p>D. none of the above</p>	C
3	<p>Before an SOP implementation, the expression $X = AB(\overline{C}D + EF)$ would require a total of how many gates?</p> <p>A. 1</p> <p>B. 2</p> <p>C. 4</p> <p>D. 5</p>	D
4	<p>Assume you have A, B, C, and D available but not their complements. The minimum number of 2-input NAND gates required to implement the equation $X = A\overline{B} + B\overline{C}$ is _____.</p> <p>A. 3</p> <p>B. 4</p>	C

	C. 5 D. 6																																									
5	A gate can drive a number of load gate inputs up to its specified _____. A. supply voltage B. noise margin C. fan-in D. fan-out	D																																								
6	The expression $A\bar{B} + \bar{A}B$ can be directly implemented using only _____. A. an XOR gate B. an XNOR gate C. an AOI circuit D. three 2-input NAND gates	A																																								
7	The Boolean SOP expression obtained from the truth table below is _____. <table border="1"><thead><tr><th colspan="3">Inputs</th><th>Output</th></tr><tr><th>A</th><th>B</th><th>C</th><th>X</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td><td>0</td></tr></tbody></table> A. $ABC + ABC$ B. $A\bar{B}C + AB\bar{C}$ C. $\bar{A}\bar{B}C + AB\bar{C}$ D. None of these	Inputs			Output	A	B	C	X	0	0	0	0	0	0	1	1	0	1	0	0	0	1	1	0	1	0	0	0	1	0	1	0	1	1	0	1	1	1	1	0	C
Inputs			Output																																							
A	B	C	X																																							
0	0	0	0																																							
0	0	1	1																																							
0	1	0	0																																							
0	1	1	0																																							
1	0	0	0																																							
1	0	1	0																																							
1	1	0	1																																							
1	1	1	0																																							
8																																										

9	<p>For realisation of D flip-flop from SR flip-flop, the external input is given through _____</p> <p>a) S</p> <p>b) R</p> <p>c) D</p> <p>d) Both S and R</p>	c
10	<p>How is JK flip-flop made to toggle</p> <p>a) J=0, K=0</p> <p>b) J=1, K=0</p> <p>c) J=0, K=1</p> <p>d) J=1, K=1</p>	d
11	<p>Which of the following is correct for a gated D flip-flop?</p> <p>a) The output toggles if one of the inputs is held HIGH</p> <p>b) Only one of the inputs can be HIGH at a time</p> <p>c) The output complement follows the input when enabled</p> <p>d) Q output follows the input D when the enable is HIGH</p>	d
12	<p>What is the significance of the J and K terminals on the J-K flip-flop?</p> <p>a) There is no known significance in their designations</p> <p>b) The J represents jump, which is how the Q output reacts whenever the clock goes high</p> <p>c) The letters were chosen in honour of Jack Kilby, the inventor of the integrated circuit</p> <p>d) All of the other letters of the alphabet are already in use.</p>	c
13	<p>What is the meaning of D in D flip flop?</p> <p>a. Data</p> <p>b. Delay</p> <p>c. There is no specific meaning</p> <p>d. Both Data and Delay</p>	a

14	<p>Full form of T in T flip flop is</p> <ol style="list-style-type: none"> Toggle Tolerate Trigger Both Toggle and Trigger 	a
15	<p>What is a trigger pulse?</p> <ol style="list-style-type: none"> A pulse that starts a cycle of operation A pulse that reverses the cycle of operation A pulse that prevents a cycle of operation A pulse that enhances a cycle of operation 	a
16	<p>D flip flop can be made from a JK flip flop by making</p> <ol style="list-style-type: none"> $J=K'$ $J=K=1$ $J=0, K=1$ $J=K$ 	a
17	<p>What is serial in parallel out (SIPO) shift register?</p> <ol style="list-style-type: none"> Data is serial loaded into parallel output attached flip-flops Data is loaded into a single flip-flop and output appears parallel Data is loaded into serial output attached flip-flops and appear in serial order The data transmission can be done parallelly 	b
18	<p>Does a parallel-in serial-out (PISO) shift register configuration have the data input on lines D1 through D4 in parallel format, D1 being thebit?</p> <ol style="list-style-type: none"> LSB MSB Data bit Binary digit 	b

19	<p>To write the data to the register, what must the Write/Shift control line be held?</p> <ul style="list-style-type: none"> a. High b. Low c. Either d. Neither 	b
20	<p>In a Serial Input Serial Output, how is data is shifted?</p> <ul style="list-style-type: none"> a. In SISO, a single bit is shifted at a time in either right or left direction under clock control b. In SISO, all bits are shifted at the same time in either right or left direction under clock control c. In SISO, the entire data is shifted at once in the same direction under clock control. d. None of the above 	a