BT* Bloom's Taxonomy, L* Level; CO* Course Outcome; PO* Program Outcome	 b) Differentiate between Microprocessor and Microcontroller. c) Discuss the optocoupler with a diagram. Diagrammatically show the usage of optocoupler. 	8. a) With a neat diagram, explain the various elements of an Embedded	c) Explain different control and voice channels available between a mobile unit and base station for the initiation of a call in a cellular system.	4	7. a) What is meant by modulation in communication system? Write the	frequency of oscillation is 40 kHz.		6. a) State Barkhausen's criterion for generating sustained oscillations. Derive the conditions with the help of an oscillator block diagram. b) With a next circuit diagram, explain the operation of a BC phase shift.	factor is 10%, find the closed loop voltage gain.		an IC 555 based oscillator in astable mode, operating at a duty cycle of	a) With the help of a neat circuit diagram, derive the expression for the output voltage of an integrator circuit using Op-amp.	 c) Draw the equivalent circuit of an Op-Amp and write the significance of each parameter in it. 			 i) V_{GS} = -2V ii) V_{GS} = -4V. c) Explain the working of a CMOS inverter with a neat circuit diagram 	construction diagrams, explain the dr.T. T. Field Effect Transistor (JFET), the los drain current lo for the following cass
rogram Outcome	lly show the	Embedded	een a mobile system.		? Write the	ide of Liftine	network.	oscillations.	lie leedback	- S.OKLI dilu	e mode. For duty cycle of	ssion for the	gnificance of	20KΩ. Draw		jà.	SEE - December 2022 ain characteristics of $_{18} = 6$ mA, $V_p = -4.5$ V.
4			0 4	σ		4	6	O	4	6		0	4	0	0	0.4	- 3
2	22		2 2	5		L3	2	2	L3	L 3		2	7	53	2	22	2
ch	5 5		On On	cn		4	4	4	4	ω		ω	ω	ω	ω	NN	N
												_	_	_	_		_

		1 - 2022	A 41 11				
	EC1001-1	SEE - December 2022					
13.	In Colpitts' oscillator, the components used in the feedback network are B) 2C and 1L						
	A) 2L and 1C B) 2C and 1L B) 2C and 2C						
	C) 2R and 2C	D) 2L and 2C oscillator, fr	requency	y of			
14.	C) 2R and 2C With a resistance value of R=1kΩ in a feedba oscillations generated is 5 kHz. The value of	the capacitor C is					
	Oscillations generated is 5 kinz. The	B) 0.0219 μF					
	A) 0.129 μF C) 129 μF	D) 0.0129 uF					
15.	Cain with pagetive feedback is given by A_{ℓ}	The closed loop gain is					
¥ 70	Call With hegative recuback to give y	B) A					
	A) A _f	C) None of these	o cories	feedb	ack		
16.	A) A_f C) β An amplifier has an open loop voltage gain α	of 1000. If 10% negative voltage	ge serios				
10.	is used, then the closed loop gain is						
	A) 99.9	B) 9.9					
		D) 990	?				
17.	Which of the following statements are true f	B) External bus for program m	emory a	nd data	3		
	A) Separate bus between the program	2,		omory	13. da		
	memory and data memory	D) Shared bus between the pi	ogram II	lettiory			
	C) External bus for data memory only	and data memory					
18.	Harvard architecture has						
	A) Dedicated buses for data and program	B) Pipeline technique					
	memory	EX All afthoso					
	C) Complex architecture	D) All of these					
19.	The unit used for measuring message or in	B) Ohms					
	A) Hertz						
20.	C) Bits per second The inherent interference resistance prope	rty between wireless cellular	channe	15 15			
20.	observed in	Winto Acc	2000				
	A) Frequency Division Multiple Access	B) Time Division Multiple Acc	ccess				
	C) Code Division Multiple Access	D) Space Division Multiple A	00000				
	DART R. DESCRIPTI	VE ANSWER QUESTIONS					
		THE SHAPE OF THE PARTY OF THE P	Marks	BT*	CO*	PO*	
	Unit – I						
1.	a) With a neat circuit diagram, explain the p	aveforms	6	L2	1	1	
	wave bridge rectifier. Draw the relevant was b) Define efficiency and ripple factor of a re	ctifier. Deduce the maximum					
			6	L2	1	1	
	- I I - I - I - I - I - I - I - I - I -	In Dioduce Holli a 124 anost					
	c) A 5V regulated power supply is required current (DC) power supply input source. T	he maximum power rating Pz					
	zu z diodo is 2W Calculate.						
	The maximum current following through	igh the Zener diode,					
	- value of the series res	ISTOL AS.					
	iii) The load current IL, if a load resistor of	of 1KW is connected across the					
	Zener diode.			10		4.3	
	iv) The Zener current Iz at full load.		4	L3	1	1	
	- a Lad line analysis of a Rinol	ar Junction Transistor (RIT) in					
2.	a) Explain D.C. load line analysis of a Bipol	a. validion translator (Dat) III	6	L2	2		
	Common Emitter (CE) configuration. b) Calculate α and β for a transistor with c	ollector current of 1 mA hase		LZ	2	7	
	b) Calculate a and prior a transistor with a current of 25 µA. Determine the new va	alue of base current to give a					
	collector current of 5 mA.	3 d	6	L3	2	1	
	collector current of contain how I	BJT can be made to operate as		LO	2	1	

c) With a neat circuit diagram, explain how BJT can be made to operate as

a switch.

4

L2

2

NMAM INSTITUTE OF TECHNOLOGY, NITTE Off-Campus Centre of Nitte (Deemed to be University) First Semester B.Tech. (CBCS) Degree Examinations

December 2022

EC1001-1 - BASIC ELECTRONICS

	Ouration: 3 Hours		Max. Marks: 100
٨	lote:		dad Fach
1) Part – A: Multiple Choice Questions: Answer all	Twenty questions in the OMR She	et provided. Las.
9	question carries equal marks.		questions from
E	Part - B: Descriptive Answer type Questions: Answer	er Five full questions choosing Two	un questione
E	Jim - ra oim - ir each and one rail question from	Unit – III.	
2	Assume missing data suitably.		
			20 Marks
	PART - A: MULTIPLE	CHOICE QUESTIONS	
1.		h the diode starts increasing rapid	aly is called as
	A) Cut in voltage	B) Breakdown voltage	
	C) Saturation voltage	D) Cut off voltage	
2.			
	A) AC	B) DC	
	C) spike	D) pulse	
3.			
	A) 0.46%	B) 1.21%	
	C) 81.2%	D) 40.6%	
4.	THE RESERVE THE PERSON NAMED IN COLUMN TWO IS NOT THE PERSON NAMED IN COLUMN TWO IS NAMED IN COLUMN TWO I	current is controlled by	
	A) Collector voltage	B) Collector resistance	
	C) Base current	D) None of these	
5.		B) 0.004	
	A) 1000	D) 0.004	
	C) 100	D) 0.00 i	
ŝ.	Total emitter current in BJT is	B) l _B + l _C	
	A) lc + lcBo	D) I _B – I _C	
	C) lc+ le	D) 18 - 1C	
٠	Which is not a MOSFET terminal?	B) Drain	
	A) Base	D) Gate	
	C) Source		
	JFET is considered as a voltage controlled	B) Gate current is controlled by s	ouros valtasa
	A) Gate current is controlled by drain voltage		
	C) Drain current is controlled by gate voltage	D) Drain current is controlled by	source voltage
	Which of the following electrical characteris	stics is not exhibited by an ideal	op-amp?
	A) Infinite output resistance	B) Infinite bandwidth	
	OLI F 1 Wassa goin	D) Infinite slew rate	
).	An integrator circuit using an Op Amp has	in its feedback pat	h
	A) Resistor	b) Inductor	
		D) Diode	
	The identification 555 for IC 555 timer is ind	inly because	
٠	A) It has voltage levels of 5V in the internal	B) It has five Op Amp comparate	ors internally
	A) It has voltage levels of or		
	circuitry 5k0 resistors in the	D) None of these	
	C) It has a series of three $5k\Omega$ resistors in the		
	internal circuitry	cillator is a	
	internal circuitry IC 555 timer operating as a free running os	B) AC to DC converter	
	A) DC to AC converter	D) DC to DC inverter	
	and a second		

C) DC to DC converter

		21EC112 SEE - April - May 2022			
6.	a)	Explain the V-I characteristics of SCR with the help of relevant diagrams.	8	1.2	3
	b)	With circuit diagrams, derive output voltage of (i) inverting amplifier	8	12	
	-	(ii) inverting adder with 2 inputs.	0	LE	Edd .
	(c)	For an IC 555 timer based astable multivibrator given D = 75%, f = 1 kHz, R_2 = 3.6 k Ω , C = 0.1 μ F. Calculate T_{ON} and R_1 .	4	L2	4 9
		Unit – III			
7.	a)	Convert the following number systems			
		(i) $(1076)_{a} = (?)_{10}$ (ii) $(724)_{a} = (?)_{10}$ (iii) $(9B2.1A)_{10} = (?)_{10}$	8	13	5
	1	(iv) (10AF) ₁₆ = (?) ₂ Define multiplexer and decoder. Write block diagram and			-
	b)	implementation of 2:4 decoder using basic gates and explain.	8	L2	5
	-1		4	L2	5
	c)	implement XXX gate and XXXX gate using logic gard			Miles St.
8.	a)				
		(i) (84) ₁₀ + (63) ₁₀ (ii) (1010111011) ₂ + (0111010110) ₂	8	L3	5
	b)		8	L2	5
		the realization using basic gates.	4	L2	5
	c)	With symbol and functional table, explain the operation of D-flipflop.			
-		oom's Taxonomy, L* Level; CO* Course Outcome; PO* Program Outco	ome		
BI	Blo	pom's Taxonomy, L* Level; CO* Course Outcome; PO* Program Outcome			

NMAM INSTITUTE OF TECHNOLOGY, NITTE

(An Autonomous Institution affiliated to VTU, Belagayi)

First Semester B.E. (Credit System) Degree Examinations April - May 2022

21EC112 - BASIC ELECTRONICS

21EC112 - BASIC ELECTRONICS	Max. Marks: 100
T. B.H. augotions (Max. Marks 100

bon: 3 Hours lote: Answer Five full questions choosing Two full questions from Unit – I & Unit – II each and One full question from Unit – III.

KOSES	Answer Five full questions choosing I wo full questions from Unit - III.		4000				
	and One full question from Unit - III.	rks	BT	co	* P	0*	
	Unit-1	IKS		00			
3)	Explain the five important diode parameters.						
	Power the singuit and find the forward current in a circuit consisting						100
	of silicon and germanium diodes in senes with a 60 battery one	8	L*3		1	1	
	O LO avaision						
0	Explain the working of full wave rectifier using two diodes with neat circuit diagram, input and output waveforms. Derive the	4	1				
		8	L2		1	1	
(2)							1773
	the value of R in the feedback circuit so that it generates sustained	4	LS	3	2	1	
	oscillations?	7					
		100		0	4	1	
(a)	With the help of appropriate diagrams, explain LED and Photo	8	L	2			
	diode.	2	3 L	2	2	1	
				2	2	1	
-	State and explain Barkhausen's criterion.						
(0)	s and projetance is 20Ω is used						
Ten I	In a bridge rectifier, a diode whose internal resistance is 20Ω is used to a toology load from 110V (rms) source of supply,						
-	In a bridge rectifier, a diode whose internal resistance to be a to supply to supply power to a 1000Ω load from 110V (rms) source of supply, to supply power to a 1000Ω load from 110V (rms) source of supply, to supply power delivered calculate (i) DC load current (ii) DC voltage (iii) DC power delivered calculate (i) DC load current (ii) DC voltage (iii) DC power delivered calculate (i) DC load current (iii) DC voltage (iii) DC power delivered calculate (iii) DC load current (iii) DC voltage (iii) DC power delivered calculate (iii) DC load current (iii) DC voltage (iii) DC power delivered calculate (iii) DC load current (iii) DC voltage (iiii) DC power delivered calculate (iii) DC load current (iiii) DC voltage (iiii) DC power delivered calculate (iiii) DC load current (iiii) DC voltage (iiiii) DC power delivered (iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii		0	10	4	1	
	- alayinto (i) I)C load current (v)		8	L3			
	to the load (iv) efficiency of rectifier to the load (iv) efficiency of rectifier Explain the input and output characteristics of CE configuration with		8	L2	2	2 1	
6)	= -lain the inni if and output the		9	1000			S E
	the help of appropriate that circuit has L1 = 20 µH and L2 = 2 mil mil		4	L3		2 '	1
(0)	the help of appropriate figures. In a Hartley oscillator, tank circuit has L_1 =20 μ H and L_2 = 2 mH with f = 950 kHz. Calculate the value of capacitor, C.						
	f = 950 KHZ. Calculate 11						
	Unit – II Draw the circuit diagram and drain characteristics of n-channel Draw the circuit diagram and explain working of it.				2	3	1
The state of	Deau the circuit diagram and drain characteristics to		8	L	2	9	
. a	Draw the circuit diagram and drain solution of it. enhancement MOSFET and explain working of it. Design an inverting adder circuit using op-amp to obtain the output Design an inverting adder circuit using op-amp to obtain the output Design an inverting adder circuit using op-amp to obtain the output Design an inverting adder circuit using op-amp to obtain the output Design an inverting adder circuit using op-amp to obtain the output Design an inverting adder circuit using op-amp to obtain the output Design an inverting adder circuit using op-amp to obtain the output Design an inverting adder circuit using op-amp to obtain the output Design an inverting adder circuit using op-amp to obtain the output Design an inverting adder circuit using op-amp to obtain the output Design an inverting adder circuit using op-amp to obtain the output Design an inverting adder circuit using op-amp to obtain the output Design an inverting adder circuit using op-amp to obtain the output Design an inverting adder circuit using op-amp to obtain the output Design an inverting adder circuit using op-amp to obtain the output Design and Desi	it					
-	enhancement MOSPET and using op-amp to obtain the output Design an inverting adder circuit using op-amp to obtain the output Design an inverting adder circuit using op-amp to obtain the output Design an inverting adder circuit using op-amp to obtain the output Design an inverting adder circuit using op-amp to obtain the output Design an inverting adder circuit using op-amp to obtain the output Design an inverting adder circuit using op-amp to obtain the output Design an inverting adder circuit using op-amp to obtain the output Design an inverting adder circuit using op-amp to obtain the output Design an inverting adder circuit using op-amp to obtain the output Design an inverting adder circuit using op-amp to obtain the output Design an inverting adder circuit using op-amp to obtain the output Design an inverting adder circuit using op-amp to obtain the output Design and Inverting adder circuit using op-amp to obtain the output Design and Inverting adder circuit using op-amp to obtain the output Design and Inverting adder circuit using op-amp to obtain the output Design and Inverting adder circuit using op-amp to obtain the output Design and Inverting adder circuit using op-amp to obtain the output Design and Inverting adder circuit using op-amp to obtain the output Design and Inverting adder circuit using op-amp to obtain the output Design and Inverting adder circuit using op-amp to obtain the output Design and Inverting adder circuit using op-amp to obtain the output Design and Inverting adder circuit using op-amp to obtain the output Design and Inverting adder circuit using op-amp to obtain the output Design and Inverting adder circuit using op-amp to obtain the output Design and Inverting adder circuit using op-amp to obtain the output Design and Inverting adder circuit using op-amp to obtain the output Design and Inverting adder circuit using op-amp to obtain the output Design and Inverting adder circuit using op-amp to obtain the output Design and Inverting adder circuit using op-amp to obtain the output	е	8	1	_3	4	1
b)	unitage given by V ₀ = 2(0.1 V ₁ +0.5 V ₂ +2+3)		4		L1	3	1
	voltage given by Vo 2 (200 kΩ. input voltages. Given R=10 kΩ. input voltages. Given R=10 kΩ.		-				
The state of	input voltages. Given Rie 10 km. List any four ideal op-amp characteristics. List any four ideal op-amp characteristics.	th					
C	s augusting and nothing and uniteform	S.	1	8	L2	4	1
	List any four ideal op-amp criaracters Explain the working of inverting and non-inverting comparator with positive reference voltage with neat circuit diagram and waveform positive reference voltage with neat circuit diagrams a	nd			2000		1
i a	nacifive releases a shannel JELI Will			8	L2	3	
-	Explain the operation of n-Criamor by drain characteristics. With the circuit diagram, explain the working of CMOS investigation in the circuit diagram.	ter				3	1
	drain characteristics. explain the working of CMOS inve			4	L2	3	10
	with the circuit diagram, expenses						
C	Mitti nic						

circuit.

6.	b) c) b) c)	the expressions for voltage gains. Sketch the op-amp circuit for adding three input voltages Sketch the op-amp circuit for adding three input voltages Sketch the op-amp circuit for adding three input voltages Sketch the op-amp circuit for adding three input voltages Sketch the op-amp circuit for adding three input voltages Sketch the op-amp circuit for adding three input voltages Sketch the op-amp circuit for adding three input voltages Sketch the op-amp circuit for adding three input voltages Sketch the op-amp circuit for adding three input voltages Sketch the op-amp circuit for adding three input voltages Sketch the op-amp circuit for adding three input voltages Sketch the op-amp circuit for adding three input voltages Sketch the op-amp circuit for adding three input voltages Sketch the op-amp circuit for adding three input voltages Sketch the op-amp circuit for adding three input voltages Sketch the op-amp circuit for adding three input voltages Sketch the op-amp circuit for adding three input voltages Sketch the op-amp circuit for adding three input voltages Sketch the op-amp circuit for adding three input voltages Sketch the op-amp circuit for adding three input voltages Sketch the op-amp circuit for adding three input voltages Sketch the op-amp circuit for adding three input voltages Sketch the op-amp circuit for adding three input voltages Sketch the op-amp circuit for adding three input voltages Sketch the op-amp circuit for adding three input voltages Sketch the op-amp circuit for adding three input voltages Sketch the op-amp circuit for adding three input voltages Sketch the op-amp circuit for adding three input voltages Sketch the op-amp circuit for adding three input voltages Sketch the op-amp circuit for adding three input voltages Sketch the op-amp circuit for adding three input voltages Sketch the op-amp circuit for adding three input voltages Sketch the op-amp circuit for adding three input voltages Sketch the op-amp circuit for adding three input voltages Sket	5 5 10 5	L2 L3 L2 L2	4 4 4 4 tion: 3 fote: 4
		for time period.			a)
7.	a) b)	Unit – III Convert the decimal number 1008.75 to hexadecimal, binary and octal number systems. Perform addition of 23 ₍₁₀₎ and 42 ₍₁₀₎ in binary. Perform addition of 23 ₍₁₀₎ and 42 ₍₁₀₎ in binary.	6 4	L3 L3	5 5 b)
	c)	Simplify Y = (AB' + CD) (B'E + CD) by applying the Boolean theorems.	4	L3	5
	d)	Implement the following Boolean expressions using basic gates. i) Y = AB+ \(\overline{A}CD + B\overline{C}D + AB\overline{D}\) ii) A = X\(\overline{Z} + YX + XY\overline{Z} + X\overline{Y}\) iii) Y = \(\overline{A}BC + ABD + A\overline{C}D + BC\)	6	L3	c) 5
8.		Draw the truth table of full-adder, obtain the simplified expressions for Sum and Carry and realize the same using basic gates.	10	L2	5 a)
	b)	Explain a 4:1 multiplexer by giving its truth table. Realize the same	6	L2	5
	c)	using basic gates. Draw the circuit of gated D-latch using NAND gates and give its truth table.	4	L2	2 5 8

BT* Bloom's Taxonomy, L* Level; CO* Course Outcome; PO* Program Outcome

	Na management of the same of t				
	uon l				7
	USN				
Fi	NMAM INSTITUTE OF TECHNOLOGY, NITTI (An Autonomous Institution affiliated to VTU, Belagarest / Second Semester B.E. (E&C) (Credit System) Degree Supplementary Examination - September 2022	Exam	inatio	ns	
	20EC112 / 17EC112 - BASIC ELECTRONICS	14/		-den 10	
on:	3 Hours			arks: 10	
	Answer Five full questions choosing Two full questions from U and One full question from Unit – III. Suitably assume missing data, if any.	Jnit – I č	k Unit -	– II eac	n
	Unit - I	Marks	BT* C	O* PO)*
a)	Draw the two-diode full-wave rectifier for getting positive output voltage. Sketch the input and output waveforms and explain the circuit operation along with the expressions for average and RMS output voltages.	10	L*2	1	1
b)	With neat diagrams, explain the construction, operation and characteristics of a photo-diode. Design a 6.2 V Zener voltage regulator to operate from a 16 V	6	L2	1	1
c)	power supply, so as to supply maximum possible load current. Assume P _{D(max)} = 400 mW.	4	L3	1	1
a) b)	Draw a block diagram of npn BJT. Identify each part and terminal of the device, show the depletion regions, and current directions. Explain the operation when the BJT is biased in active region. Draw a circuit diagram to show how a BJT can be used as a	10	L2	2	1
וט	switch. Show the typical input and output voltages and mention to	6	L2	2	1
c)	Calculate α_{dc} , β_{dc} and I_B of a BJT that has $I_C = 2.5$ mA and $I_B = 2.5$ mA.	4	L3	2	1
a)	With a neat block diagram, explain the voltage series negative feedback employed in linear amplifiers. List the major advantages and disadvantages of negative feedback on the amplifier	10) L2	2	1
b)	State the Barkhausen criteria for a sinewave oscillator. Explain how they are satisfied by taking the example of RC phase-shift oscillator.		6 L2	2	1
c)	Draw the circuit of Colpitts oscillator using either BJT or Op-amp. If the inductor value is 100 mH, what should be the value of the		4 L3	2	1

equivalent capacitance to produce 40 kHz output waveform? Unit - II

Sketch the block schematic of n-channel JFET, showing the bias voltages, depletion regions and current directions. Explain the operation, highlighting the effect of increasing the magnitude of gate-source voltage.

Note: 1) Answer Five full questions choosing

uration: 3 Hours

b) Draw the typical V_{DS}-I_D characteristics of n-channel enhancement MOSFET and explain the same.

Sketch the forward and reverse characteristics of SCR and briefly explain the same.

Explain the following parameters with respect to Op-Amp: (i) CMRR, (ii) Input offset voltage, (iii) Output offset voltage, (iv) Slew rate and (v) Input bias current.

P.T.O.

1

L2

L2

L2

10

5

5

10

Unit - II

	4. 8	With neat diagrams explain the construction, operation and drain characteristics of a N channel enhancement type MOSFET.	10	12	3	
		Derive the expression for output voltage of integrator circuit	8	12	4	
	c	constructed using OPAMP. With neat circuit diagram and waveforms for input and output signal, explain the voltage follower circuit using OPAMP.	4	1.2	4	ratio
						lote
4	5. a)	With neat diagrams explain the construction, operation and drain characteristics of a n channel JFET.	10	L2	3	NO IE
		Explain the working of a OPAMP non - inverting amplifier with neat	,,,	and .	9	
	b)	circuit diagram and waveforms and also derive the expression for				
		Av.	8	L2	4	
	c)	For an N channel JFET, determine to for following values of				
		$V_{OS} = -2V$ and $V_{OS} = -4V$. Take $I_{DSS} = 8$ mA and $V_P = -4V$.	4	L3	3	
6.	a)	Derive the expressions for the output voltage of an OPAMP circuit				
		in following configurations. Also draw neat diagrams.				
		(i) Inverting amplifier (ii) Differentiator	10	12	4	
	b)	Design an adder circuit using OPAMP to generate an output voltage given by $V_0 = -(2 V_1+3 V_2+5 V_3)$.				
		Chose $R_f = 10 \text{ k}\Omega$. Also draw the circuit diagram with components.	8	L3	4	
	c)	Explain the operation of N channel JFET as a voltage controlled		Lo	-	
		resistor. Using it's VI characteristics.	4	L2	3	
		Unit – III				
7.	a)	Explain Full adder with truth table and derive expressions for sum				
		and carry. Implement the circuit using basic gates.	10	L2	5	
	b)	Realize:				
		(i) Exclusive OR gate using basic gates. Also write the truth table.	199		1 128	
		(ii) $Y = AB + \overline{A}C + BC$ using basic gates.	6	L2	5	
	c)	Explain D latch with logic diagram and truth table.	4	L2	5	7
8.	a)	Perform the following operations:				
		(i) (615) ₈ = (?) ₁₀				
		(ii) $(CAD.BF)_H = (?)_{10}$				
		(iii) $(47.8125)_{10} = (?)_2$				
		(iv) (FACE) ₁₆ = (?) ₁₀	40		100	
	b)	(v) (2AC5.D) _H = (?) ₂ Implement the following Boolean expression using logic gates:	10	L3	5	
	0)	(i) $Y = (A + \overline{B} + C)(\overline{A} + B + \overline{C})$				
		(ii) $Y = \tilde{A}BC + A\bar{B}C + ABC + AB$	6	L2	5	
	c)	Implement Half adder using basic gates. Write the truth table and	0	LZ	1	
		obtain the expressions for Sum and Carry.	4	L3	5	5
T* 1	Bloor	m's Taxonomy, L* Level; CO* Course Outcome; PO* Program Outc	ome			

BT* Bloom's Taxonomy, L* Level; CO* Course Outcome; PO* Program Outcome

NMAM INSTITUTE OF TECHNOLOGY, NITTE (An Autonomous Institution affiliated to NTV, Belagavi) First / Second Semester B.E. (Credit System) Degree Examinations September - October 2022/2 21EC112 - BASIC ELECTRONICS Max. Marks: 100 renor: 3 Hours Me: 1) Answer Five full questions choosing Two full questions from Unit - I & Unit - II each and One full question from Unit - III. 2) Assume missing data suitably. Unit-I Marks BT* CO* PO* With neat diagram of NPN silicon transistor connected in common emitter configuration, sketch and explain input and output characteristics. Comment on the input and output resistance. 10 b) Discuss the series voltage negative feedback with neat diagrams and derive the expression for the closed loop gain. L2 c) Explain the application of capacitor filter to reduce ripples in the L2 Half wave rectified signal. Draw relevant waveforms. a) With reference to a Full Wave Rectifier: (i) Draw the circuit diagram and explain the operation briefly. (ii) Sketch the waveforms for input ac voltage, load voltage. (iii) Derive the expression for average DC load current and average 10 DC load voltage. b) With neat diagram explain the working of a single stage RC coupled Amplifier. Draw the input and output waveforms. Explain the significance of each component in the circuit. 6 L2 c) Calculate the diode forward current IF for the diode circuit shown helow 10.52 L3 a) Explain the operation of Zener voltage regulator with neat circuit diagram. A 5 volt stabilized power supply is required to be produced from a 12 volt DC supply. The maximum power rating of Zener diode is 3 Watts, Calculate: (i) The current through Zener without load (ii) The series resistance (iii) The current through a load resistance 10 L3 of 1 kΩ. b) Explain the construction and working RC phase shift Oscillator with 6 L2 neat diagram. c) In a transistor oscillator L₁ = 10 mH, L₂ = 20 mH and C = 0.01 μF. Calculate: (i) Frequency of oscillations (iii) Feedback factor

(iii) Gain required for sustained oscillations

5

USN

2

	c)	Which is the circuit that results when the output of the op-amp is directly connected to the inverting input terminal? Draw the circuit and mention its features and application.	4	L3	4	
6.	a)	Sketch the inverting and non-inverting amplifier circuits using op- amp and derive the expressions for their voltage amplification				
59	b)	A two-input summing amplifier is to be designed to produce an output of -5V from two 0.25 V inputs. Draw the circuit using IC 741	10	L2	4	te:
	c)	A 555-timer pulse wave generator operating from 15 V supply is	6	L3	4	2
		having $R_1 = 390\Omega$, $R_2 = 750\Omega$ and $C = 0.5 \ \mu F$. Calculate the frequency of oscillation.	4	L3	4	. a)
7.	a)	grade obot cladelle rapid to represent the				b
	b)	decimal number 1234.56 in binary, octal and hexadecimal number systems, in the shortest possible time with minimum computations. Perform binary addition of	10	L3	5	C
	c)	i) 24 and 31 ii) 1011101 and 1101011 Write the symbol, Boolean expression and truth table of all basic	6	L3	5	a
8	a)	A binary full-adder circuit is to be designed using only 2-input gates.	4	L2	5	
	aj	Draw the truth table, obtain the logic expressions and draw the logic diagram.	10	L3	5	t
	b)	Construct a D-latch using NAND gates. Explain its operation and	6	12	5	
	c)	A logic circuit connected to two inputs passes one of the two inputs to the output based on the select line. Draw such a circuit using basic gates and show its truth table.	4	L3	5	

BT* Bloom's Taxonomy, L* Level; CO* Course Outcome; PO* Program Outcome

USN			MA	
NON	1000		-	-

Max. Marks: 100

NMAM INSTITUTE OF TECHNOLOGY, NITTE (An Autonomous Institution affiliated to VTU Bologavi)

Second Semester B.E. (Credit System) Degree Examinations
Make up Examination - November 2022

21EC112 - BASIC ELECTRONICS

Duration, 3 Hours	W'N Laure Lauren Handh
Note: 1) Answer Five full questions choosing	Two full questions from Unit - I & Unit - II each
and One full question from Unit – III.	

	2)	Suitably assume missing data, if any.				-	
1.	a)	Sketch the typical forward and reverse characteristics of silicon diode. Explain the characteristics.	Marks 10	BT*	CO*	РО	1
	b)	Draw the Zener voltage regulator circuit with load resistance and explain its operation.	6	L2	1		1
	c)	A halfwave rectifier has a peak voltage of 23V at its secondary. If $R_f=50\Omega$ and $R_L=500\Omega$, determine Vdc, Vrms,	4	L3	1		1
2.	a)	Draw the circuit of npn BJT in common base configuration input and output characteristics, clearly labeling the x and y axes with units (no explanation required for the characteristics).	10	L2	2		1
	b)	Discuss the DC load line method used to analyze the transistor circuit in common emitter configuration.	6	L2		2	1
	c)	For a NPN transistor, find Ic and IE with $\alpha=0.99$ and $I_B=20\mu A$.	4	L3		2	1
3.	a)	Using diagram, explain series voltage negative feedback and derive the equation for closed-loop voltage gain.	10	L	2	2	1
	b).	the equation for frequency of oscillations.		3 L	1	2	1
	c)	gallium arsenide phosphide? Briefly explain its operation with symbol.		4 L	.3	1	1
4.	a)	Sketch the structural schematic representation of n-channel JFET showing bias voltages and current directions. Label the device terminals and explain its operation with different levels of gate to source voltage. Also draw the output characteristics.		10	L2	3	1
	b)	Draw the typical drain and transfer characteristics of tractal income		6	L2	3	1
	c)	What is the name of the device that has two-transistor equivaler circuit? Draw its symbol and characteristics, showing important device parameters.	nt nt	4	L3	3	1
5.	a) b)	six of its important ideal and typical parameters / characteristics.		10	L2	4	1
				6	L3		4