
	(i)
, J	Campbo dd od San elo pace No
	Embedded Systemes No.
44- pag	
	Embedded Houdwane:
	Hondware building blocks.
	2 margat amuganeut
	Board buses control signal: sick, data signal.
r	Quine Control of the
	- bridges: connect buses.
	(oreal, Procursor)
Typ	System (main) (main memory - press cache), (shout, high custom)
- Light	
	backplane: (memory-moster processo - 3/0) faster.
	Ito Caxpansion, external, host), PCI, USB
	longer & slawer 3es1
	**
	Diff. b/w system / 1/0 burs
\	-nor IRO (intrepput reg) signal,
	indicate marter processor uning stynal,
	ISA ous - unque IRO.
	PCI -> two or move I/o with some
*	IRO.
	expandable: pancin and acei acei acei
	expandable: PCMCIA PCI IDE, SCSI USB' addition amples
	non-expandle;
	DIB, VME, 12C. (X) - expensive
	- flexible
# Bus	aubitration - Give accers for bus to board device - too much -bad
-	
	Deucices along the state of
	ALLE MOSSESSI - 140 ON PLICATION
mos	nultiple -11- decide
	by and bitrata
iniHate	,
410	ins. moster voquest.
Houster	process) (else other compon) - simple scheme.

DATE: / Bus Arebitra. Schemes - synamic central > (contrally located) >centrally - synamic of sevialised daisy-chained moster bers - destributed self-selection. (staming due to front moster) priority based aubitraty priori time. Arbr. == mosters -- in serial Ino addition circuitry no central theuselve by priorite · master arbitrator arring bus Two transaction SPHF. Atomicalle WRITE precult. In middle. READ finished its (regive) (travamit) transmiss. # Bus timings: Asynchoty, synel. rulud clock signal. no clock signor. other "nand sharing" signed among, other signal. - length, longer nuber - Same clock rate comp .. with bus. bez clock is not basis. for . syn. comm need some other sync.

PAGE NO.

 $-\iota \mathfrak{c} \mathfrak{o} \mathfrak{g}$



PAGE NO. Ilo hangrage DATE: 6-cogreal muit - Commi pout, comm itéléujais master processor integrate With the same of t - Transmission medicu 1/0 buses 1/0 controll zewal 1/0: Sync.; steady streat by CPU cloch data transfer : randon/ frome. -> data -> packe bot dir both dir 4-8 551 one-way full - duplex diff. time 8-9 bit/ Smart phere ther Haif duprex Simplex. scheme (walke takie) recorded leel-

	PAGE NO. icon 3
Softwo	
> view	DATE: / /
	6-functions > memory subsystem
	Stautin Stat disable anable
1	stanty, Start, disable enable, muite, nee
1	noudua. Ron, noin neur
By	e oudery
J	scheme for metrive and store bit.
Toda 1 eve	
000	y Big oudrou little endrou.
	To lower-bife add - MSB. Hower by te - ISB (Right)
	Jo lower-bifte add - MSB. Kower- byte - ISB (Rigut) (left)
	ablead 1 M
	1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -
\rightarrow 0	u-board bus penice Drives.
protocoly	10-funct:
***	6-01 above of release install, unistall
4	Justing (SDL SCL)
ILC	The Dinas (CD) SCI)
~^	TIC Representation
MPC86	726 Panan Ray.
	In buffer descriposs.
7	00
	Bit rate -> # bits / time (1 sec)
	Bit rate -> # bits / time (1 sec). Bound rate -> # Signal unit / + sec
,	
A -	Bandrate - # actual data bit per fram
	Bandrate total # of bit per from

slave ICs on PAGENO. OFFIRE DATE: Start, stop bif pounty. diff clock of trans of Medver. X Starr, Stop bit UART, 8P1 Transmitt duta conveys. secial port I/o. data master maste CPU. sevial. UPU. Ponallel 110 Forterface multiple greater corporating., CRT, SCST I/O, component Intenfain I/O ports on-board - direct master- I/o dev off-board - marrect __ii___ - comm book port comm inteface throughput: max data /time can proven [1] Sec' execution time & response time (rieg of actual which data - Benchmank perumance analyze. Device divers: > 10 function rour separtie Application soft lave. for handin States middle for Deutce-driver 05. mach. Franc o master proce. Handware layor f Busy

Deulce Priver layer PAGE NO. Icon. DATE: / / Handwai Antenjaco > -11softwar moder: Supervisory) and user mode Intermupt Handling signal triggered by some event during the exect of an instruction stream by moster provels. 8-Steps Stap process asym some sym.

Some process of some sym.

Run 18R

restore mongy - fact + 1 - fan

restore mongy - fact + 1 - fan

regum

Alan some som enal drs smat

Securicing

enal drs smat

Securicing

Alan some main exe man Often Intrupp main exe stran expricitly by some mon intiext within any overflow houtbourd trops Intryph +
(percently base) triggend toigger: IRO is (H/L) and then (1000-7000) non-mas kable (NMI) dauge on 1RD imos + law-primity - marked

-icon-PAGE NO. DATE: #convext suitching by master cur - another processon vector. Staust of 15R lateray: (ISR staute triggured)