
Code Generator Introduction

Position of a Code Generator



Code Generation

- Code produced by compiler must be correct
 - Source to target program transformation is semantics preserving
- Code produced by compiler should be of high quality
 - Effective use of target machine resources
 - Heuristic techniques can generate good but suboptimal code, because generating optimal code is undecidable

Issues in the design of Code Generator

- Input to the code generator
- Target program
- Memory management
- Instruction selection
- Register allocation

Input to the code generator

- Intermediate representation of the source program
 - Linear Postfix
 - Tables Quadruples, Triples, Indirect triples
 - Non-linear AST, DAG
- Symbol table information

Target Program Code

- The back-end code generator of a compiler may generate different forms of code, depending on the requirements:
 - Absolute machine code Executable
 - Relocatable machine code Object files
 - Assembly language
 - Byte code forms for interpreters JVM

The Target Machine

- Implementing code generation requires thorough understanding of the target machine architecture and its instruction set
- Our (hypothetical) machine:
 - Byte-addressable (word = 4 bytes)
 - Has *n* general purpose registers **R0**, **R1**, ..., **R***n*-1
 - Two-address instructions of the form

op source, destination

Target Machine : Op-codes

Op-codes (op), for example
 MOV (move content of source to destination)
 ADD (add content of source to destination)
 SUB (subtract content of source from dest.)
 DIV
 JMP

Target Machine - Addressing modes

Mode	Form	Address	Added Cost
Absolute	M	M	1
Register	R	R	0
Indexed	$c(\mathbf{R})$	c + $contents(\mathbf{R})$	1
Indirect register	*R	$contents(\mathbf{R})$	0
Indirect indexed	*c(R)	$contents(c+contents(\mathbf{R}))$	1
Literal	# <i>c</i>	N/A	1

Instruction selection - costs

- Machine is a simple, non-super-scalar processor with fixed instruction costs
- Realistic machines have deep pipelines, I-cache, D-cache, etc.
- Define the cost of instruction
 - = 1 + cost(source-mode) + cost(destination-mode)

Examples

Instruction	Operation	Cost
MOV RO, R1	Store content(R0) into register R1	1
MOV RO, M	Store content(R0) into memory location M	2_
$MOV \dot{M}, RO$	Store content(M) into register R0	2
$MOV \stackrel{1}{4} (R0), \stackrel{1}{M}$	Store contents(4+contents(R0)) into M	3
MOV *4 (R0), M	Store contents(contents(4+contents(R0))) to M	3
MOV #1,R0	Store 1 into R0	2
ADD $\frac{1}{4}$ (R0), *12 (R1)	Add contents(4+contents(R0)) to contents(contents(12+contents(R1)))	3

Instruction Selection

- Instruction selection is important to obtain efficient code
- Suppose we translate three-address code

Cost = 3

to: Mov
$$y$$
, R0
ADD z , R0
Mov R0, x

Better

ADD $x = y + z$

ADD $x = y + z$

ADD $x = a + 1$

Better

Better

ADD $x = a + 1$

Cost = 6

Instruction Selection: - Addressing Modes

• Suppose we translate a:=b+c into

```
MOV b, R0 2
ADD c, R0 2
MOV R0, a 2
```

• Assuming addresses of a, b, and c are stored in R0, R1, and R2

```
MOV *R1, *R0 — I
ADD *R2, *R0 — I
```

• Assuming R1 and R2 contain values of b and c

```
ADD R2,R1 - 1
MOV R1,a - 2
```

Need for Global Code Optimizations

Suppose we translate three-address code

```
x := y + z
```

to:

```
MOV y,R0
ADD z,R0
MOV R0,x
```

Need for Global Code Optimizations

```
    Then, we translate


    >a:=b+c
     d:=a+e
 to:
     MOV c,R0
     ADD b,R0
     MOV RO, a
     MOV a, RO
                  Redundant as R0 is used
     ADD e,R0
     MOV RO, d
```

Register Allocation and Assignment

- Efficient utilization of the limited set of registers is important to generate good code
- Registers are assigned by
 - Register allocation to select the set of variables that will reside in registers at a point in the code
 - Register assignment to pick the specific register that a variable will reside in
- Finding an optimal register assignment in general is NP-complete

Example

```
t:=a+b
t:=t*c
t:=t/d
```




MOV a,R1
ADD b,R1
MUL c,R1
DIV d,R1
MOV R1,t

MOV R1, t

Choice of Evaluation Order

• When instructions are independent, their evaluation order can be changed to utilize registers and save on instruction cost



Reordered instructions and code

```
t2:=c+d
                         MOV c,R0
t3:=e*t2
                         ADD d, RO
t1:=a+b
                         MOV e,R1
t4:=t1-t3
                         MUL RO, R1
                         MOV a, R0
                         ADD b, RO
                         SUB R1,R0
                         MOV R0, t4
```