

# Embedded System

PAGE NO.

DATE: / /

44-pages PPT.

## Embedded Hardware :

Hardware building blocks.

- Board buses

Buses : connect components

control signal : clock, data signal.

Buses

- Bridges : connect buses.

Types

System (main, local, processor) (main memory - ~~processor~~ cache), (slow, high custom)

backplane : (memory - master processor - I/O) - faster.

I/O : (expansion, external, host), PCI, USB

longer & slower SCSI

## Diff. b/w system / I/O bus

- no

I/O (interrupt req) signal.

indicate master processor using signal.

ISA bus - unique I/O.

PCI - two or more I/O with same I/O.

Expandable : PCMCIA, PCI, IDE, SCSI, USB (addition comp. can be plugged)

non-expandable :

DIB, VME, I2C.

(X)

- expensive  
- flexible

- too much - bad poor designed.

## Bus arbitration - Give access for bus to board device

Devices

master

slave

initiate bus trans.

respond to master request.

(Master process)


(else other compon)

one master - No arbitration,  
multiple - decide by arbitrator

simple scheme.


## Bus Arbitration Schemes

- dynamic central (centrally located)
- centralized-serialised/daisy-chained
- distributed self-selection.



(stalling due to front master)


### priority based arbitration



② Arbr.  $\longleftrightarrow$  masters  $\rightarrow$  in serial.

③ no central / no addition circuitry.

- master arbitrates among bus themselves by priority.



Atomically  
 finished its transmiss.

split.  
 present in middle.

## # Bus timings:

### Synch.

- include clock signal. among other signal.
- same clock rate with bus.

### Asynch.

- no clock signal. other "hand shaking" signal.
- length, longer huben of comp. - no prob. for syn. comm.
- need some other sync.



## # Transferring mode:

Single      Blocked

→ every word trans. of data.

(good)

→ address transmit only once for multiple words

→ increase bandwidth / burst transfer  
→ use in cache transaction scheme.  
memory transaction

(not good)

## # Bus Performance:

↳ Bandwidth : amt of data / time

↳ Design - Impact.

# multiplex - demultiplex cause delays.

→ bus width: # data. in given bus cycle.

{ serial → 1-bit }  
any one time

32-bit data. & bus-width 8-bit



→ Delay - wait state ↑ - # of data pack ↑  $\propto \frac{1}{\text{bandwidth bus width}}$   $\propto \frac{1}{\text{bandwidth}}$

→ split trans → common sol for

## # Board I/O

Input comp. → I/O device → master proc  
Out comp → master → I/O device  
through memory

(6) type: Debugging: BDM, JTAG

- realtime: timer / counter

- Storage: disk controller

- network - os physical

- input


- Graphic

# I/O hardware

## 6 - Logical Unit

- Transmission medium, ~~use~~ Comm. port, Comm. interface
- I/O control, I/O buses, master processor, integrated I/O

## Serial I/O:



Software :

## → Memory device Drivers

6. functions ⇒ memory subsystem

startup, stop, disable, enable, uninit, read  
down cache Rom, main mem  
hardware

## Byte ordering

scheme for retrieve and store bit.

odd	even
5	
4	
3	
2	
1	
0	

Big endian

little endian

lower-byte add - MSB.  
(left)

lower byte - LSB (Right)

0th.

~~at least~~ 1M

## → On-board bus device Drivers.

Bus protocols

IO-funct:

6-of above + Require, release, install, uninstall.  
buses buses

I2C mixing of bus.

I2C pins (SDL, SCL)

on MPC860

I2C Registers

I2C Power Ram.

I2C buffer descriptors.

Bit rate → # bits / time (1 sec).

Baud rate → # signal unit / 1 sec

$$\frac{\text{bit rate}}{\text{Baud rate}} = \frac{\# \text{ actual data bit per frame}}{\text{total \# of bit per frame}}$$



Serial Interface → slave ICs on board

single bit

- Asyn transfer
  - ✓ start, stop bit, parity.
  - diff clock. of trans. & receiver.
- Sync transfer:
  - ✗ start, stop bit
  - UART, SPI

PAGE NO. 0118  
DATE: / /

High-level Hardware

Transmitt data  
I/O → serial port → I/O.

master CPU → convert. data serial. → master CPU.

Parallel I/O Interface

multiple bit

greater capacity. , CRT, SCSI

parallel port, parallel interface

I/O Component Interfacing

on-board — direct master — I/O ports — I/O dev

off-board — indirect — ii — comm board port


comm interface


performance : Throughput :  $\frac{\text{max data}}{\text{time can process (1) sec}}$  (byte)

execution time + response time (req. of actual)  
↓  
write data of I/O comp. (recie. store)

- Benchmark performance analyze.

Device drivers :







## Interrupt Handling

signal triggered by some event during the exec of an instruction stream by master process.

### 5-Steps



### 3-types of intr




triggered level:

IRQ is (H/L)

change on IRQ lines

### Interrupt

(priority base)



## # context switching

by master processor

curr  $\longrightarrow$  another set of instr

vector

non-vector

PC contains

VT  $\rightarrow$  add. of ISR

start of ISR

Interrupt latency: (ISR starts  
eae.)  
(~~interrupt~~ triggered)