


Code Generator Introduction

Position of a Code Generator



Code Generation

- Code produced by compiler must be correct
 - Source to target program transformation is *semantics preserving*
- Code produced by compiler should be of high quality
 - Effective use of target machine resources
 - Heuristic techniques can generate good but suboptimal code, because generating optimal code is undecidable

Issues in the design of Code Generator

- Input to the code generator
- Target program
- Memory management
- Instruction selection
- Register allocation

Input to the code generator

- Intermediate representation of the source program
 - Linear – Postfix
 - Tables – Quadruples, Triples, Indirect triples
 - Non-linear – AST, DAG
- Symbol table information

Target Program Code

- The back-end code generator of a compiler may generate different forms of code, depending on the requirements:
 - Absolute machine code - Executable
 - Relocatable machine code - Object files
 - Assembly language
 - Byte code forms for interpreters - JVM

The Target Machine

- Implementing code generation requires thorough understanding of the target machine architecture and its instruction set
- Our (hypothetical) machine:
 - Byte-addressable (word = 4 bytes)
 - Has n general purpose registers **R0**, **R1**, ..., **R n -1**
 - Two-address instructions of the form

op source, destination

ADD R0, R1

ADD R0, R1, R1
arg1 arg2 destination

Target Machine : Op-codes

- Op-codes (*op*), for example
 - MOV** (move content of *source* to *destination*)
 - ADD** (add content of *source* to *destination*)
 - SUB** (subtract content of *source* from *dest.*)
 - DIV**
 - JMP**

Target Machine - Addressing modes

Mode	Form	Address	Added Cost
Absolute	M	M	1
Register	R	R	0
Indexed	$c(\mathbf{R})$	$c + \text{contents}(\mathbf{R})$	1
Indirect register	*R	$\text{contents}(\mathbf{R})$	0
Indirect indexed	*c(R)	$\text{contents}(c + \text{contents}(\mathbf{R}))$	1
Literal	#c	N/A	1

Instruction selection - costs

- Machine is a simple, non-super-scalar processor with fixed instruction costs
- Realistic machines have deep pipelines, I-cache, D-cache, etc.
- Define the cost of instruction
 $= 1 + \text{cost}(\textit{source-mode}) + \text{cost}(\textit{destination-mode})$

Examples

Instruction	Operation	Cost
MOV ¹ R ⁰ ₀ , R ⁰ ₁	Store <i>content</i> (R0) into register R1	1
MOV ¹ R ⁰ ₀ , M ¹	Store <i>content</i> (R0) into memory location M	2
MOV ¹ M ¹ , R ⁰ ₀	Store <i>content</i> (M) into register R0	2
MOV ¹ 4 ¹ (R ⁰ ₀), M ¹	Store <i>contents</i> (4+ <u><i>contents</i>(R0)</u>) into M	3
MOV ¹ *4 ¹ (R ⁰ ₀), M ¹	Store <i>contents</i> (<u><i>contents</i>(4+<i>contents</i>(R0))</u>) to M	3
MOV ¹ #1 ¹ , R ⁰ ₀	Store 1 into R0	2
ADD ¹ 4 ¹ (R ⁰ ₀), * <u>12</u> ¹ (R ⁰ ₁)	Add <i>contents</i> (4+ <i>contents</i> (R0)) to <i>contents</i> (<i>contents</i> (12+ <i>contents</i> (R1)))	3


Instruction Selection

- Instruction selection is important to obtain efficient code
- Suppose we translate three-address code

$x := y + z$

t0: MOV $y, R0$
ADD $z, R0$
MOV $R0, x$

$a := a + 1$



MOV $a, R0$
ADD $\#1, R0$
MOV $R0, a$
Cost = 6

Better

ADD $\#1, a$
Cost = 3

Better

INC a
Cost = 2

Instruction Selection: - Addressing Modes

- Suppose we translate $a := b + c$ into

$\left\{ \begin{array}{ll} \text{MOV } b, R0 & 2 \\ \text{ADD } c, R0 & 2 \\ \text{MOV } R0, a & 2 \end{array} \right.$
 $\underline{6} \checkmark$

- Assuming addresses of a , b , and c are stored in $R0$, $R1$, and $R2$

$\begin{array}{ll} \text{MOV } *R1, *R0 & - 1 \\ \text{ADD } *R2, *R0 & - 1 \\ & \underline{2} \end{array}$
 $\begin{array}{ll} c & \boxed{a} \end{array}$

- Assuming $R1$ and $R2$ contain values of b and c

$\begin{array}{ll} \text{ADD } R2, R1 & - 1 \\ \text{MOV } R1, a & - 2 \\ & \underline{3} \end{array} \checkmark$

Need for Global Code Optimizations

- Suppose we translate three-address code

$x := y + z$

to:

MOV $y, R0$

ADD $z, R0$

MOV $R0, x$

Need for Global Code Optimizations

- Then, we translate

a := b + c

d := a + e

to:

MOV c, R0

ADD b, R0

MOV R0, a

2 MOV a, R0

ADD e, R0

MOV R0, d


} Redundant as R0 is used

Register Allocation and Assignment

- Efficient utilization of the limited set of registers is important to generate good code
- Registers are assigned by
 - *Register allocation* to select the set of variables that will reside in registers at a point in the code
 - *Register assignment* to pick the specific register that a variable will reside in
- Finding an optimal register assignment in general is NP-complete

Example

```
t:=a+b  
t:=t*c  
t:=t/d
```

 { R1=t }

```
MOV a,R1  
ADD b,R1  
MUL c,R1  
DIV d,R1  
MOV R1,t
```


```
t:=a*b  
t:=t+a  
t:=t/d
```

 { R0=a, R1=t }

```
MOV a,R0  
MOV R0,R1  
MUL b,R1  
ADD R0,R1  
DIV d,R1  
MOV R1,t
```


Choice of Evaluation Order

- When instructions are independent, their evaluation order can be changed to utilize registers and save on instruction cost



Reordered instructions and code

t2 := c + d
t3 := e * t2
t1 := a + b
t4 := t1 - t3



MOV c, R0
ADD d, R0 ^{t2}
MOV e, R1
MUL R0, R1 ^{t3}
MOV a, R0
ADD b, R0 ^{t1}
SUB R1, R0
MOV R0, t4