

# Basic Arithmetic and Logic Unit Specification

## ALU 1.0

### Design Type:

- Clocked Basic Arithmetic Logic Unit (ALU)

### Reset Mechanism:

- Active High reset
- Reset is triggered when the reset signal is set to 1

### Data Handling:

- Input data is applied on the current cycle
- ALU produces output on the subsequent cycle

### Transaction Support:

- Does not support back-to-back transactions

### Supported Operations:

- ADD (Addition)
- SUB (Subtraction)
- MULT (Multiplication)
- DIV (Division)

### Input Constraint:

- Input A must always be greater than or equal to Input B

Port Name	Type	Property	Size
<b>Clock</b>	Input	Wire	1 bit
<b>Reset</b>	Input	Wire	1 bit
<b>A</b>	Input	Wire	8 bits
<b>B</b>	Input	Wire	8 bits
<b>ALU_Sel</b>	Input	Wire	4 bits
<b>ALU_Out</b>	Output	Reg	8 bits
<b>CarryOut</b>	Output	Bit	1 bit

ALU_Sel	Operation
<b>4'b0000</b>	A + B
<b>4'b0001</b>	A - B
<b>4'b0010</b>	A * B
<b>4'b0011</b>	A / B
<b>4'b0100 – 4'b1111</b>	Reserved