



1. Verilog simulation



2.TB architecture

FIFO Verification Testbench Architecture



3. Coverage Report

Avg. Group Score:98.61% U+C:40 U:2 C:38 X:0 Avg. Group Inst. Score:98.61% U+C:40 U:2 C:38 X:0										
Group	Score	Instances	U+C	U	C	X	Goal	Weight	AtLeast	
Cg fifo_pkg::fifo_sb::fifo_cg	 98.61%		40	2	38	0	100%	1	1	
CP cov_empty	 100.00%		2	0	2	0	100%	1	1	
CP cov_full	 100.00%		2	0	2	0	100%	1	1	
CP cov_rd_en	 100.00%		2	0	2	0	100%	1	1	
CP cov_wr_en	 100.00%		2	0	2	0	100%	1	1	
CP cp_empty	 100.00%		2	0	2	0	100%	1	1	
CP cp_full	 100.00%		2	0	2	0	100%	1	1	
CP cp_read	 100.00%		2	0	2	0	100%	1	1	
CP cp_write	 100.00%		2	0	2	0	100%	1	1	
CR cp_operation	 100.00%		4	0	4	0	100%	1	1	
CR operation_state	 83.33%		12	2	10	0	100%	1	1	
CR read_empty	 100.00%		4	0	4	0	100%	1	1	
CR write_full	 100.00%		4	0	4	0	100%	1	1	

```

Group : fifo_pkg::fifo_sb::fifo_cg
=====
Group : fifo_pkg::fifo_sb::fifo_cg
=====
SCORE  WEIGHT  GOAL   AT LEAST  AUTO  BIN  MAX  PRINT  MISSING
98.61  1         100     1         64      64

```