Single Cycle processor:

A brief description and design of the single cycle processor that we designed in the class:

Let's start with a very basic subset of instructions that we shall support. We want to incorporate **ADD**, **SUB**, **MULT** and **NAND** instructions that can do these operations by taking two operands from a register file and storing the results in the same register file. Let's assume that we have 32 registers each 32 bit wide. Let's keep the size of each instruction to be 32-bits. So we can support these instructions in the following format.

OPCODE [4:0]	DEST [4:0]	SOURCE 1[4:0]	SOURCE 2[4:0]	RESERVED [11:0]

Figure 1: Arithmetic instructions format

The hardware for these instructions can be quite straightforward. An overview of architecture is shown in Figure 2. We will discuss it left to right. We assume that we have separate program and data memories.

First of all we need instructions in a sequence. We can store the instructions in program memory and a program counter (**pc**) that increments every cycle can be used to address program memory. The program memory will in return present us with corresponding sequence of instructions one by one.

Figure 2: Overview of architecture

The register file has two read ports and one write port. The source addresses in the instruction can be fed to read address ports of register file to get the operands. The operands can be broadcasted to Arithmetic and Logic unit (**ALU**) and **Opcode** in the instruction can be used to select among the outputs of functional units. The output can then be forwarded to the write port of register file and **Dest** in the instruction can be used as write address of reg file. We have shown REG FILE twice in the diagram as this diagram is intended to show the sequence of events as well. In actual both represent same register file. We will continue with this convention in future figures as well.

So we have incorporated support for doing some basic operations on registers. It will be useful only if we add support for transferring data from data memory to registers and vice versa. We call these instructions **LOAD** words and **STORE** word represented by **LW** and **SW**. We stick to RISC architecture i.e. use only LOAD/STORE for memory transactions.

Both load and store need a register address and a memory address. We have already allocated 5 bits for Opcode which means that we can support 32 different instructions. So far arithmetic and memory instructions have consumed just 6 of those. Below is ik8nstruction format for Load and Store.

LOAD	OPCODE [4:0]	DEST [4:0]		DM ADDR [16:0]

| STORE	OPCODE [4:0]		SOURCE [4:0]	DM ADDR [16:0]

Figure 3: Load/Store instruction Format

The source register address in Store instruction is aligned with **SOURCE1** field in Arithmetic instructions. This way the **dataout1** from register file is our required data and we do not need to add any extra hardware.

Hardware Architecture for supporting Load and Store instructions is shown in Figure 4 on next page. The 16 LSBs of instruction are used as Data memory address. In case of Load the **data_out** from memory is written in Reg file. A mux selects at the **data_in** port of Reg file to select between data from ALU (in case of Arithmetic instructions) and Data Memory (in case of Load instruction). The **write_en** of Reg file is enabled if the instruction is not a store instruction as all other instructions so far write into Reg file. The **dataout1** from Regs file is tied to **data_in** port of data memory. Data memory is written when **wr_en** is asserted i.e. only when the instruction is Store.

++

pc

addr   **data**

instruction

[21:17]   **[16:12]**   **[31:27]**   **[26:22]**

addr1   **addr2**

data1

data2

ALU

+/-

X

AND

wr_addr

wr_en

ctl1

data_in

ctl2

Control Signals:

ctl1 – opcode != STORE
ctl2 – opcode == LOAD
ctl3 – opcode == STORE

[16:0]   **addr**

ctl3   **wr_en**

data _in

data_out

Figure 4: Architecture with Load/Store support