UNDERGRADUATE FINAL YEAR PROJECT PROGRESS REPORT

Department of Telecommunication Engineering NED University of Engineering and Technology





RISC V SoC for Communication

Group Number: 11 Batch: 2021

Group Member Names:

Rao Muhammad UmerTC-21073Muhammad Kashaf KhanTC-21065Huzaifa HassanTC-21060

Approved by

.....

Dr. Muhammad Fahim-ul-Haque Assistant Professor of Department of Telecommunications Project Advisor

© NED University of Engineering & Technology. All Rights Reserved – May 2025

Author's Declaration

We declare that we are the sole authors of this project. It is the actual copy of the project that was accepted by our advisor(s) including any necessary revisions. We also grant NED University of Engineering and Technology permission to reproduce and distribute electronic or paper copies of this project.

Signature and	Signature and	Signature and	Signature and
Date	Date	Date	Date
			•
Huzaifa Hassan	M. Kashaf Khan	Rao M. Umer	-
TC-21060	TC-21065	TC-21073	-
HASSAN4410300@	KHAN4430173@cl	<u>UMER4404443@cl</u>	-
cloud.neduet.edu.pk	oud.neduet.edu.pk	oud.neduet.edu.pk	



Statement of Contributions

- The project includes collective collaboration of all group members in designing and verifying the different modules present in the project.
- A Single Cycle RISC V Processor is designed by Mr. Rao Umer and M. Kashaf on ModelSim and verified by Mr. Huzaifa in terms of correct functionality.
- Mr. Kashaf designed and implemented UART and I2C protocol on ModelSim and verified its functionality.
- The Pipelined RISC V Processor is implemented by Mr. Rao Umer.
- Mr. Rao Umer designed and implemented ROM IP (available in Quartus) to be used in the processor and simulated its testbench to verify its functionality.
- The FIFO modules are designed by M. Kashaf and verified by Mr. Huzaifa and Mr. Rao Umer
- The final placement of all modules into a single block is collectively done by all group members.
- All members contributed in the Report Writing.



Executive Summary

To design a RISC-V processor core that can communicate effectively with other components on a system-on-chip. This includes designing the RISC-V core to be compatible with the, developing interfaces and controllers, ensuring compliance with the protocols, and testing the RISC-V core to ensure it meets the requirements of the protocols. We have to ensure that the RISC-V core can effectively communicate with other components on the SoC, while also maintaining a high level of performance and efficiency. It should meet the requirement of parallel computing because as the demand for more powerful and complex computing systems increases, parallel computing is becoming increasingly important. On-chip networks can help to enable parallel computing by allowing multiple processors or cores to communicate and work together on a single chip.

The history of on-chip networks and processing began with the creation of integrated circuits (ICs). As technology advanced, ICs became more complex and multi-functional, leading to the development of microprocessors. The integration of multiple microprocessors on one chip resulted in multi-core processors, which required efficient communication between cores, leading to the creation of on-chip networks. These networks have evolved over time to become more advanced and efficient through new technologies such as network-on-chip and many-core processors.

This project's methodology is divided into five sections.

The first section covers the literature review, which includes studying research papers, books, and articles to gain a thorough understanding of the project. The second section is about code implementation on software. We used Quartus Prime and ModelSim as the software. The third section is for designing the processor, which includes creating specifications and layout for the processor. The fourth section is for debugging code, which includes fixing errors and warnings. The final section discusses the RTL design on Quartus Prime.

In summary, this project aims to design a RISC-V core and establish communication between protocols in response to the growing need for powerful parallel computing systems. To date, the project has successfully implemented a single cycle processor and conducted literature review on interface I2C. The significance of the project lies in addressing the challenges of chip communication and catering to the demands of the industry. As technology continues to advance



and the number of transistors on a chip increases, on-chip networks are becoming increasingly vital. This project aims to stay ahead of the trend by utilizing advanced communication protocols.



Acknowledgement

We are grateful to start our first acknowledgement with the almighty **Allah al-Rahman**, **al-Rahim**, the one and only we rely on throughout the entire process. His blessings equipped us with the determination and fortitude for which we required to overcome many obstacles and come out catapulted eventually to accomplish our final year design project. On behalf of all of us who had opportunity to participate in this effort we are grateful to everybody involved.

We extend our gratitude to Mr. Fasahat Hussain Technical Program Manager of DreamBig Semiconductor Inc. for serving as the project's mentor and providing valuable guidance and insights. His experience and suggestions made the project much more different as he linked the theoretical knowledge that we have accumulated during the study with practical experience.

On behalf of our group members, we would like to thank **Dr. Fahim ul Haq** for his valued supervision in the project. He has been a great source of guidance, advice, support and more importantly patience when it comes to mentoring the project. The same goes with our co-supervisor **Miss Hafsa Amanullah** for whose suggestions and encouragement our journey was so effective. Your advice, close monitoring, and incredibly polite tolerance during the work on the project has been invaluable.

Special acknowledgment is also accorded to the faculty members of the Department of Telecommunications Engineering for their critiques and valuable input that enriched the output of the study. We would like to thank coordinator of the final year project **Sir Muneeb Ahmed** for his coordination and support throughout the project.

At the same time, it is also important to mention that our success is based on the support of the **Department of Telecommunications Engineering**, which has offered all necessary tools for our cooperation. We have highly appreciated their support that has been shown for quite some time now. We acknowledge the contribution of everyone that has been involved in the process. Their valuable and significant contributions have been immeasurable, and for your leadership, mentorship, and support we thank you.



Table of Contents

Author's Declaration	ii
Statement of Contributions	iii
Executive Summary	iv
Acknowledgement	vi
Table of Contents	1
List of Figures	8
List of Abbreviations	9
United Nations Sustainable Development Goals	10
Similarity Index Report	11
Project Title RISC V Soc for Communication	11
Chapter 1	12
Introduction	12
1.1 Background Information	12
1.2 Significance and Motivation	13
1.2.1 Significance	13
1.2.2 Motivation	14
1.3 Aims and Objectives	15
1.4 Methodology	15
1.4.1 Literature Review	15
1.4.2 Software Implementation	15
1.5 Report Outline	17
1.5.1 Scope	17
1.5.2 Outline	17



Chapter 2	
Literature Review	
2.1 Introduction	
2.2 RISC-V Processors	
2.3 Communication Protocols	
2.4 Interfacing	20
2.4.1 UART: Universal Asynchronous Receiver/Trans	nsmitter 21
2.4.2 I2C: Inter-Integrated Circuit	21
2.4.3 Summary	22
2.5 System Verilog	22
2.6 Conclusion	23
Chapter 3	24
Single Cycle Processor	24
3.1 Introduction	24
3.2 Architecture of Single Cycle Processor	24
3.2.1 Introduction	24
3.2.2 Main Code	25
3.3 Modeling of Single Cycle Processor	27
3.3.1 Data Path	
3.3.2 Code of Data Path	28
3.3.3 Flip-Flop-Based Register	28
3.3.4 Adder 4	28
3.3.5 Adder	28
3.3.6 Mux 2to1: Pcmux	29
3.3.7 Register File	29



	3.3.8 Extension Unit	29
	3.3.9 Mux 2to1: SrcB Mux	29
	3.3.10 Arithmetic and Logic Unit	29
	3.3.11 Mux 3to1: Result Mux	30
	3.3.12 Summary	30
	3.3.13 Control Unit	30
	3.3.14 Code of Control Unit	31
	3.3.15 Main Decoder	31
	3.3.16 ALU Decoder	31
	3.3.17 Summary	32
	3.4 Compilation of modules	32
	3.5 Testbenches	32
	3.6 Simulation of Single Cycle Processor	32
	3.7 Conclusion	33
C	Chapter 4	34
P	ipelined Processor	34
	4.1 Introduction	34
	4.2 Modeling of Pipelined Processor	34
	4.2.1 Datapath	35
	4.2.2 Fetch Stage	38
	4.2.3 Decode Stage	38
	4.2.4 Execute Stage	38
	4.2.5 Memory Stage	39
	4.2.6 Writeback Stage	39
	4.2.7 Conclusion	39



4.3 Control Unit	39
4.3.1 Introduction	39
4.3.2 Control Unit Code	41
4.3.3 Decoding State Logic (maindec and aludec)	42
4.3.4 Execution State Logic (controlregE)	42
4.3.5 Memory and WriteBack Stage Logic	42
4.3.6 Conculsion	43
4.4 Hazard Unit	43
4.4.1 Introduction	43
4.4.2 Hazard Unit Code	43
4.4.3 Forwarding Logic	44
4.4.4 Stall and Flush Control	44
4.5 Testbench	45
4.6 RTL Simulation	46
4.7 Conclusion	48
Chapter 5	49
Rom IP	49
5.1 Introduction	49
5.2 ROM Module Configuration	49
5.2.1 Introduction	49
5.2.2 Rom IP Code	50
5.3 Altsyncram Component Configuration	51
5.4 Memory Initialization File	51
5.5 Address and Clock Connection	52
5.6 Conclusion	52



5.7 Testbench	53
5.7.1 Input and Output Signals Setup	53
5.7.2 Monitoring Output and Address Increment	53
5.7.3 Simulation Termination	54
5.7.4 Conclusion	54
5.8 RTL Simulation	54
5.9 Conclusion	55
Chapter 6	56
UART (Universal Asynchronous Receiver Transmitter)	56
6.1 Introduction	56
6.2 Components of UART	56
6.2.1 Transmit Shift Register (TSR)	56
6.2.2 Receive Shift Register (RSR)	56
6.2.3 Transmit Buffer	57
6.2.4 Receive Buffer	57
6.2.5 Baud Rate Generator	57
6.2.6 Parity Generator/Checker	57
6.3 UART Frame Format:	57
6.4 UART Simulation	58
6.4.1 Transmitter	58
6.4.2 Receiver	60
6.5. Conclusion:	61
Chapter 7	62
7.1 Introduction:	62
7.2 UART FIFO Simulation:	63



	7.3 I2C FIFO Simulation:	64
	7.4 Conclusion:	65
C.	hapter 8	66
	8.1 Introduction:	66
	8.2 Components of I ² C (Single Master-Slave Configuration)	66
	8.2.1 I ² C Master Controller:	66
	8.2.2 I ² C Slave Device:	67
	8.2.3 SDA and SCL Lines:	67
	8.2.4 Top Module Wrapper:	67
	8.3 I2C Protocol Frame Format:	68
	8.4 I2C Simulation:	68
	8.5 Conclusion:	69
C.	hapter 9	70
	9.1 Introduction:	70
	9.2 Embedded Systems in Industrial Automation:	70
	9.2.1 Application Overview:	70
	9.2.2 System Application:	71
	9.3 IoT (Internet of Things) Devices:	71
	9.3.1 Application Overview:	71
	9.3.2 System Application:	71
	9.4 Medical Devices:	72
	9.4.1 Application Overview:	72
	9.4.2 System Application:	72
	9.5 Automated Test Equipment:	73
	9.5.1 Application Overview:	73



9.5.2 System Application:	73
9.6 Wearable Devices:	74
9.6.1 Application Overview:	74
9.6.2 System Application:	74
9.7 Conclusion:	75
References	76
Appendix	78
Appendix A : SystemVerilog Codebase for RISC-V Single-Cycle Processor	78
Appendix B : SystemVerilog Codebase for RISC-V Pipelined Processor	89
Appendix C: UART Module Design Files	99
Appendix D: I ² C Module Design Files	104
Appendix E: FIFO Buffer Implementation	109



List of Figures

Figure 1 RISC-V Core Interface using I2C and UART Protocol	20
Figure 2 State Elements	26
Figure 3 Single Cycle Processor	27
Figure 4 Simulation of Single Cycle Processor	33
Figure 5 "Simulation Succeeded of Single Cycle" Message	33
Figure 6 Architecture of Pipelined Processor	34
Figure 7 Datapath of Pipelined Processor	35
Figure 8 Pipelined Processor With Control Signals	40
Figure 9 Successful Simulation	46
Figure 10 Simulation Results of Pipelined Processor	47
Figure 11 RTL Simulation of ROM IP	54
Figure 12 Successful Simulation	55
Figure 13 UART Frame Format	57
Figure 14 Data driven on channel port 'tx' from port 'din'	59
Figure 15 Transcript showing the data being driven on the channel port	59
Figure 16 Data captured from channel port 'rx' as seen in port 'dout'	60
Figure 17 Transcript showing the data captured from channel port	61
Figure 18 UART FIFO Waveforms	63
Figure 19 UART FIFO Transcript View	63
Figure 20 I2C FIFO Waveforms	64
Figure 21 I2C FIFO Transcript View	64
Figure 22 I2C Timing Diagram	68
Figure 23 I2C Top Module Simulation	68
Figure 24 I2C Top Module Transcript View	69



List of Abbreviations

ISA Instruction Set Architecture

ICs Integrated Circuits

SoC System-on-Chip

FPGA Field Programmable Gate Array

I/O Input/Output

ASIC Application Specific Integrated Circuit

FIFO First-In-First-Out UART Universal Asynchronous Receiver/Transmitter

UART Universal Asynchronous Receiver/Transmitter

Tx Transmitter

Rx Receive

I2C Inter-Integrated Circuit

SCL Serial Clock

SDA Serial Data

RISC-V Reduced Instruction Set Computer - Five



United Nations Sustainable Development Goals

The Sustainable Development Goals (SDGs) are the blueprint to achieve a better and more sustainable future for all. They address the global challenges we face, including poverty, inequality, climate change, environmental degradation, peace and justice. There are a total of 17 SDGs as mentioned below. Check the appropriate SDGs related to the project. □No Poverty □Zero Hunger ☐Good Health and Well-being ☐ Quality Education ☐Gender Equality ☐ Clean Water and Sanitation ☐ Affordable and Clean Energy ☑Decent Work and Economic Growth ☑Industry, Innovation, and Infrastructure ☐ Reduced Inequalities ☐ Sustainable Cities and Communities ☑Responsible Consumption and Production ☐Climate Action ☐ Life Below Water ☐ Life on Land □ Peace, Justice, and Strong Institutions

□ Partnerships to Achieve the Goals



Similarity Index Report

Following students have compiled the final year report on the topic given below for partial fulfillment of the requirement for Bachelor's degree in <u>Telecommunications</u>.

Project Title ${\color{red} {\bf RISC~V~Soc~for~Communication}}$

S. No.	Student Name	Seat Number	
1.	Huzaifa Hassan	TC-21060	
2.	Muhammad Kashaf Khan	TC-21065	
3.	Rao Muhammad Umer	TC-21073	
This is to certify that the Plagiarism test was conducted on complete report, and overall			
similarity index was found to be less than 20%, with maximum 5% from single source,			
as required.			
		Signature and Date	
		Dr. Fahim ul Haque	



Chapter 1 Introduction

On-chip networks, also referred to as on-chip interconnects are the communication channels in a computer chip or integrated circuits. They enable the various section of the chip — processor, memory, and the interfaces for input/output to 'speak' to each other. The on-chip distributed digital networks.

In this project we perform the link between the protocols. RISC-V is our main processor it is an ISA from which tailored processors can be designed. It has been used more often used in the industry especially in the area of embedded and IoT devices. These processors can be used to interface on-chip networks that will make a system-on-chip (SoC) design [1]. This makes its architecture to be flexible and extensible so that it can accommodate different company peripheral devices and communication interfaces. This makes it well suited for use in on-chip networks, as mentioned below in the introduction to this article.

In other words, RISC-V processors can be easily incorporated to compose SoC system, because RISC-V has the remarkable feature of flexibility and extensibility and low power consumption in chips, and also RISC-V is absolutely an open source architecture and many companies will participate in the RISC-V development, and then the on-chip network can be easily integrated with the other technologies [1].

1.1 Background Information

The on-chip network and processing began from the beginning of computer engineering with the creation of ICs. These are the microchips or Integrated Circuits which are small semiconductor materials for many photonic devices inclusive of transistors, diodes and some other electric devices. They form circuits able to do the operations of logic, to store data, and process them as well.

ICs are small, but developing and they started to incorporate more functionality into a single chip as the technology was enhancing. This gave rise to microprocessors; which are ICs that include a central processing unit in combination with such other units as memory and interfaces for inputs and outputs. Microprocessors act as heart of computers and they provide control solution to numerous products such as, personal computers, web-based handsets,



automobiles and home appliances.

As microprocessors became more powerful, it became increasingly possible at the system and software levels to link many of these microprocessors, eventually leading to an evolution to multi-core processors [1]. These processors have multiple CPU's linked to perform specific tasks including computation. When multi-core processes started becoming popular, inter-core communication became a critical problem and on-chip networks were introduced [11]. Such networks facilitate interaction of core systems to the extent that they can share information and materials readily.

Contemporary on chip communications have escalated to be more proficient and complex with concepts such as no-network on chip and many core processor [13]. While these improvements have created a way for more cores to be incorporated into a single chip, performance, as well as energy consumption, have also been enhanced.

This evolution of on-chip networks and processing has been fundamental in the formation of current computing systems and has uniquely contributed to the progress of other disciplines such as artificial intelligence and similarly other fields such as big data and IoT.

1.2 Significance and Motivation

1.2.1 Significance

In embedded systems, the processor has to communicate with peripheral like memory units in order to execute instruction and manage data. Various techniques in memory interfacing can be restrictive since they are bound by factors like the number of pins, power consumption and are not easily expandable hence not fit for some applications.

One of the most known is the I2C protocol, or Inter-Integrated Circuit, used in low-speed short-range communication lines [12]. It works with just two lines; SCL and SDA for its functioning. So incorporation of I2C inside the RISC-V processor facilitates the best means towards the memory mapping. This approach reduces the complexity of definition of the hardware, eliminates additional wiring and cables where they are not needed, and enables the creation of optimized and easily expanded and reconfigured systems of a reasonable scale, which makes it ideal for use in an environment with limited resources.



Therefore, the need to connect different processors bears different considerations which include parallelism, implementation of loads, expansion, and other means of communication [23].

1.2.2 Motivation

As single computing units become complex with multi-core processors and other features, on-chip communication has to be effective for higher performance and low power consumption. There are several reasons to do this project which include:

Chip communication is a rather important component of contemporary electronics and its applications are numerous and varied. At university, we can equip ourselves with useful knowledge and skills that will be highly demanded in the labor market.

Communication using chips is still a developing innovation area, where new technologies and applications are constantly being created. The immediate reason motivating us to work on a given project in this area is the desire to engage ourselves with state-of-the-art technology to proactively create new products.

Searching new paradigms and methodologies to ensure effective and efficient communication onchip which overcomes the challenges include high-speed signaling and power management.

Drawing another benefit – to increase the knowledge about the principles of on-chip communication and their relation to other fields of computer engineering and electronics.

Addressing the specific need of the industry for efficient, high-performing and low-power chips for applications such as mobility, servers, and the Internet of Things.



1.3 Aims and Objectives

The main goal behind having an on-chip network for a chip that is designed using RISC-V is to enhance communication among various parts of the chip. The objectives of such a design may include:

It mainly deals with the enhancement of the generic hardware interfaces to enhance the bitrates used in transferring data between the various parts of the chip faster data processing. Open source which means that the platform can be adapted and changed easily wherever needed.

Again, since it is open source, the cost of developing and paying a license fee as it is for commercial cores is even lower.

1.4 Methodology

1.4.1 Literature Review

Literature review means retrospective critical analysis of research on a certain theme. Moreover, this review is concerned with RISC-V architecture, UART protocol, I2C protocol, interfacing strategies, and System Verilog. We first started looking at what RISC-V architectures are, which gave us a basis of the single-cycle processor and its initial construction, which proved to be essential to this project. After that, we searched for books in order to become more acquainted with the language syntax and basics of System Verilog which allowed to script the modules for the single-cycle processor [5]. As for the last aspect, we looked at the interfacing. All of these topics are discussed in detail in Chapter 2 of this dissertation.

1.4.2 Software Implementation

Software implementation refers to the process of coding on software for a specific system or application.

1.4.2.1 Designing the Processor

To design a processor, the architectural description and physical structure of the processor have to be created, identifying the instruction set, the number of registers required and many more. Another



form of design is when a high level model of the processor is created with tools for simulations and verification purposes.

1.4.2.2 Coding of the Single Cycle Processor

It may concern encoding of the single-cycle processor so as to provide a precise control to the processor such that it can perform a single instruction in one clock cycle.

1.4.2.3 Synthesis and Debugging

After coding the next process is to combine code which means to provide a format that implements the code on physical hardware [1]. The process is generally referred to as the translation of high level language to the gate-level in order to facilitate the design of the Processor Hardware Organization. Stakeholders can choose to debug their applications since it is a phase that is dedicated to the identification of the errors in code.

1.4.2.4 RTL Simulation

RTL (Register Transfer Level) simulation is the process of simulating a digital circuit's behavior at the RTL level [10]. It involves testing how the processor would function in a real-world scenario using its RTL description. This step is vital in the design process as it allows designers to ensure the processor operates correctly before moving to physical hardware implementation.

1.4.2.5 Summary

All the major activities in using software simulation have been described above right from the design phase to the testing phase. The step by step coding of the single cycle processor has been explained elaborately in Chapter 3 with reference to how the various modules are designed, as well as realized and combined to form the entire processor system. In this chapter the overall coding methodology is described as well as the function of each module within the processor and how they intersect as well as the specific functions they carry out. Further, the chapter also covers the tools and language used during the construction one, of which is System Verilog language for the hardware description while Model SIM for the simulation.

They are defined by code translation, where the processor's architectural details are described using hardware description languages, followed by simulation and debugging phases to validate the correctness of the implementation. This simulation enhances the confidence of designers on the



intended, expected and optimal function of the processor including the ALU, control unit, registers, and memory [20]. Thus the simulation process provides a protocol through error checking and comparison to ensure that the single cycle processor is executing instructions as planned, and that the individual elements are functioning well within the system. Last is the exercise of the specified modules into what constitutes an entire working processor, tests and effectiveness of the processor are determined by test runs before going to the hardware.

1.5 Report Outline

1.5.1 Scope

Real-time embedded systems are increasingly using heterogeneous architectures that incorporate various processing cores and hardware accelerators. These platforms can be implemented on silicon or deployed on FPGA boards using industry-standard protocols in a project of designing and realizing RISC-V processor's central processing, UART and I2C communication protocol based on FPGA and SoC [25]. It includes designing, synthesizing and optimizing of the RISC-V core for implementation on FPGA and the proper utilization of resources, performance and power. Most of the tests of the hardware implementation will be performed at the FPGA side to ensure that the RISC-V core is working as expected, both the functionality of the core and the timing must be validated, as well as the proper I2C communication with external memory modules. In the context of SoC integration, the project is to integrate the RISC-V processor core into a SoC system architecture and, besides that, implement the peripheral interfaces, on-chip and external memory controllers, and the design of SoC specific IPs [24]. This integration will mainly emphasize the development of a flexible SoC which will use RISC-V core for regular computations, UART and I2C for interfacing the peripherals [18-21]. This power and performance optimization will also be highlighted in the project so as to propose the SoC that can meet the demands of embedded systems or IoT applications but at the same time need to be small, energy efficient and having high performance. Commercially available IP blocks that use the interface that can be easily integrated into a larger design for an FPGA or ASIC to meet specific functional requirements.

1.5.2 Outline

This report has been divided into 6 chapters that highlights all the progress that has been made in the project up till now. The first chapter covers the basic introduction about what SoC is, what is



our core processor, what is the background of all the main technologies related to our project and what are the aims, objectives and significance of this project. Then the second chapter is all about the base of this project that is Literature Review. We did all the necessary research on RISC-V processors, Processor Pipelining, UART protocol, interfacing of devices with processors. Then chapter 3 covers everything about our core processor. It discusses the architecture of a single cycle processor and its simulation process. And the last chapter concludes our report work. Chapter 4 explores the design and implementation of a pipelined RISC-V processor, beginning with an introduction to pipelining and its benefits. It details the modeling process, including the Control Unit and Hazard Unit, which manage pipeline flow and resolve data and control hazards. Finally, it presents testbench creation and RTL simulation results to validate functionality and performance. Chapter 5 focuses on designing and implementing a ROM IP core, including configuring the ROM module and using the Altsyncram component for efficient memory synthesis. It covers memory initialization with initialization files and the proper connection of address and clock signals. The chapter concludes with the creation of a testbench and RTL simulation to verify the ROM's functionality. Chapter 6 covers the design and functionality of UART (Universal Asynchronous Receiver/Transmitter) for serial communication. It explains the key components, such as the transmitter and receiver, and how data is formatted into frames for transmission. The chapter also includes simulations to validate the operation of both the transmitter and receiver, ensuring proper communication and data integrity.



Chapter 2 Literature Review

2.1 Introduction

This chapter presents a review of the studies performed to gain further insight into RISC-V processors, communication protocols and integration of components with processors. Apart from that we also took secondary inputs of external and internal consultants but the main part of the data and information was collected from the academic research papers, some trustworthy website and then the whole data was analyzed.

2.2 RISC-V Processors

RISC-V is an open source instruction set architecture conceived from reduced instruction set computing architecture. It was designed as a versatile, fast and economical way of equipping the human society with productive computing structures. One of RISC-V's key benefits is that it is an open instruction set, meaning that its use does not cost any money and it can be changed with no permission needed [20].

The RISC-V instruction set includes foundational base instruction sets, making it versatile and easy to implement in various ways while maintaining compatibility across implementations. This flexibility allows it to be used effectively across a wide range of microarchitectures, from compact aeronautic systems to large, high-performance systems designed for speed [21]. Moreover, RISC-V allows further creation and design of further sub extensions, including both present and potential following advanced hardware enhancements. This flexibility allows that it may be relevant and an ability to change throughout the course of the company's evolution.

RISC-V ISA has multiple base instruction sets and instructions as its building blocks for designing many diverse processors and systems. There are actually a couple of ways to implement this RISC-V processor and one of which is single-cycle architecture. In this approach, each instruction is run in a single clock cycle with the help of direct connection to control unit, IR, the ALU, and DM [7]. The full description of the architecture of single-cycle processor is provided in chapter 3.

2.3 Communication Protocols

Since SoC is a structure comprising of many functional parts such as CPUs, memory units and



peripheral devices, established communication protocols are very important in SoC architectures. These protocols are supposed to be highly flexible and complex, which can be used in possibly multiprocessor systems with application of one or multiple cores and further configurations. In multi-processor systems, communications protocol are useful in the synchronized transfer of data and control messages between the processors [12]. This is done through connecting the processors by an interface so that there is synchronization between all of them.

Moreover, the same interface can be proposed for other functional units such as peripherals and memory, contributing to the resultant system having a well-structured form. The specifics of securing communication with the help of standardized protocols are numerous, but one of the most obvious benefits is the fact that they allow the system to offer the required level of flexibility to interact between various parts of the system [11],[14]. Because such concerns are isolated, these protocols simplify the inter-component relationships and reduce the possibility of having wrong designs or compatibility problems [18]. Furthermore, the programmable nature permitting their implementation on different technologies means that the change in FPGAs and ASICs, for instance, will afford system designers even more creativity and flexibility in regard to system design.




Figure 1 RISC-V Core Interface using I2C and UART Protocol

2.4 Interfacing

Embedded systems are manufactured to accomplish particular objectives, involving processors communicating with them. Such systems usually involve microcomputing in the form of a microcontroller and subordinate features such as digital and analog programmable input/output, serial interface, timers as well as any other requisite to facilitate implementation. UART and I2C



protocols are effectively used to connect processors required as the interfaces which act as a bridge between two or more systems and facilitate data exchange as shown in Figure 1.

2.4.1 UART: Universal Asynchronous Receiver/Transmitter

UART is a serial data transfer protocol that works on start bit, data bits, optionally the parity bit and a stop bit. It is often used for connection between a microcontroller and another microcontroller or a computer. UART is easy to implement and uses only two signal wires (Transmit and Receive) while it can run in full-duplex mode.

2.4.1.1 Implementation of UART

For UART implementation a controller is needed which is a special chip for serial communication. One can use any FPGA starter boards for making interfacing for serial communication. This implies that the most basic function of the FPGA will effectively be repurposed as a UART controller and is connected to an added system like computers or another microcontroller most often through given pins [20].

To configure the FPGA as a UART controller, you will need to implement the following functionalities:

Baud rate generator: This is used to set the communication speed between the FPGA and the serial device.

Shift register: This is used to convert parallel data to serial data.

2.4.2 I2C: Inter-Integrated Circuit

I2C interface uses a unique hardware component called I2C controller for the instance of I2C communication. This controller interfaces with the microcontroller through two specific pins a list of signals that are available on the SDA (Serial Data) and SCL (Serial Clock). A normal controller includes state machine, a clock generator and data buffer [21].

The state machine also controls the flow of communication between the devices, clock generator generates clock that is needed to synchronize data transfer rate in communication. On the other hand, the data buffer stores in-coming or out-going data to enhance flow and co-ordination during communication.



2.4.2.1 Implementation of I2C

In the case of hardware requirement, most of time in I2C (Inter-Integrated Circuit) needs I2C controller which is a separate Functional Module used to works on the two wired serial communicating system. I2C usage with an FPGA starter board is fairly adoptable way of integrating I2C communication into an FPGA design [23]. The FPGA must be configured with the following features in order to serve as an I2C controller:

Clock Generator: This gives the clock signal to be set as SCL for synchronizing between the peripheral devices/FPGA and the I2C device.

Data Shift Register: This is used in serial to parallel and parallel to serial most of the data can be transmitted one bit at a given time over the SDA line.

Address Decoder: This translates the 7 bit or 10 bit address of the I2C device so that communication is targeted towards the right peripheral.

When the I2C controller is implemented it is necessary for the SCL of the FPGA to be linked to the SCL of the I2C device and the SDA of the FPGA to the SDA of the I2C device. In order to obtain the correct signal levels on SCL and SDA channels, the pull-up resistors are required for these lines [24]. The other factor is the synchronization of the speed of the I2C controller to the need of the I2C device for communication to take place efficiently. In general, incorporating I2C interfaces on an FPGA starter board improves your FPGA layout by adding the ability and facility to interface with a multitude of peripheral equipment through the I2C control channel.

2.4.3 Summary

In conclusion, UART relies on a UART controller to manage serial communication, while I2C uses an I2C controller [25]. Both types of controllers share similar features, such as a baud rate generator, shift register, and FIFO buffer in the case of UART, and a state machine, clock generator, and data buffer for I2C.

2.5 System Verilog

System Verilog is an HDL used for designing and verification of digital systems [2]. It is an improved version of the Verilog HDL based on the standard IEEE 1364-2005.



System Verilog introduces several new features that Verilog lacks, including:

- 1. Object-oriented programming (OOP) features like classes, interfaces, and inheritance [5].
- 2. Enhanced concurrency modeling, enabling the representation of multiple execution threads within a single design.

To be precise, System Verilog is important in that it allows the designers to code at a higher level of abstraction than the raw hardware description language, and the code reusability results in a faster development cycle and reduced errors [3]. It also improve the actual verification time, which, in turn, reduces the verification expenses. It is currently in extensive use in the semiconductor industry for both digital circuit design and testing and supports various EDA tools [4]. As for us, System Verilog is used to describe and validate the processor for an FPGA. After this, the System Verilog code is compiled and mapped into a netlist form of the design required for FPGA. Other EDA tools used in the implementation recline Altera Quartus which supports System Verilog and offers system-wise RTL to bit-stream-based design system.

2.6 Conclusion

In this chapter, we discussed the sections that were part of our Literature Review. The first section covers all the basic knowledge about the core processor which has been designed using RISC-V Processor and its ISA [6]. The next section is about the protocols that we will use to carry out communication between the processor. In the last two sections, we discussed the HDL language that we have used to script our code for the Single Cycle processor, UART and I2C modules and also about the devices that will be used for interfacing.



Chapter 3 Single Cycle Processor

3.1 Introduction

Single-cycle processor design can be used when implementing the instruction set architecture known as RISC-V. A single-cycle processor communicates one instruction in one term, so the instructions are implemented efficiently. Even when these processors can offer high speeds they are more troublesome to implement because they are complex [7].

Single-cycle processors are normally employed as the core processors of microcontrollers, digital signal processor and other related integrated systems that demand high performance. They are also used in specific fields such as HPC, where performance beats aesthetics any given day. However, to generate such processors requires careful planning and optimization in a way that all elements run concurrently with the same clock cycle.

3.2 Architecture of Single Cycle Processor

3.2.1 Introduction

A Single cycle processor is the most elementary type of the Central Processing Unit and its structure is quite evident. It consists of specific functional blocks that function as one in order to perform a given command. At the center is the control unit that manages the working of the processor. It also has different regions for storage instruction or data instruction or data too.

The first step towards designing a single-cycle processor is to create parts in hardware that store important data [1]. These are the program counter, the analogue of the instruction pointer that points at the instruction being currently executed; and registers that are used for storing of the values produced at some stage of computations and used further. These compose the processor's state basis.

Next, combinational circuit blocks are interconnected so as to perform certain operations. Depending on the present state of the processor these blocks decide the new state of the processor. For example, instructions are read from a program memory specifically reserved for this purpose and load and store instructions, both access the data in different locations in the memory [9].



This architecture guarantees a systematic manner of working the instruction and data. The separation of memory from a function allows it to be used readily while blending combinational logic into processor performance without interruption.

3.2.2 Main Code

```
module riscvsingle(input logic clk, reset,
   output logic [31:0] PC,
input logic [31:0] Instr,
output logic MemWrite,
output logic [31:0] ALUResult, WriteData,
input logic [31:0] ReadData);

logic ALUSrc, RegWrite, Jump, Zero;
logic [1:0] Resultsrc, ImmSrc;
logic [2:0] ALUControl;

controller c(Instr[6:0], Instr[14:12], Instr[30],
Zero,ResultSrc, MemWrite, PCSrc,ALUSrc, RegWrite,
Jump,ImmSrc, ALUControl);

datapath dp(clk, reset, ResultSrc, PCSrc,
ALUSrc, RegWrite,
ImmSrc, ALUControl,
Zero, PC, Instr,
ALUResult, WriteData, ReadData);
endmodule
```

3.2.2.1 State Elements

3.2.2.1.1 Program Counter

A program counter or Program counter (PC) is charged with the responsibility of keeping track of the current instruction. It has an input called PCNext – the identifier of the memory address to the next instruction to execute.

3.2.2.1.2 **Memory**

Memory in a processor system is usually parted into two parts in order to make it easier to manage and execute. Instruction memory is the first sector mentioned; it contains instructions which the processor performs. It has only one read port and it receives a 32-bit instruction address input and the port is labelled as "A". The Instruction Memory reads here the 32-bit instruction of the given address and transfers it through the "RD" read data line. This arrangement helps make sure that the processor can retrieve the instructions with ease and faster.



The second part is Data Memory area which is responsible for storage and access of data only. It is made with just one read/write port to enable both activities. If 'WE' is asserted the Data Memory 'WD' writes data to the addressed memory 'A' during the clock cycle. When "WE" is low, the Data Memory takes the data from the memory address "A" and, after that transfers it through the "RD" data bus. This dual functionality port helps the processor to load and unload the data as desired depending on its operation.

3.2.2.1.3 Register

The register file is an important component of the processor that has three different ports, two for reading and one for writing. The two read ports take a 5-bit address input, which indicates the specific register that will be used as a source operand. The data stored in these specified registers is then placed on the read data outputs "RD1" and "RD2".

The write port, which is port 3, is designed to store new data. It takes a 5-bit address input "A3" to specify the register where the data will be stored, a 32-bit write data input "WD3", a write enable signal "WE3", and the clock. If the write enable signal is asserted, the data "WD3" is written into the designated register "A3" during the rising edge of the clock cycle.




Figure 2 State Elements

3.2.2.1.4 Summary

In the processor, when the address is changed here what comes on RD is the data after a short delay not the clock. We can write within a particular time span, but the writing process is dictated by a schedule. These memories update their content only on the rising edge of the clock signal [1]. This enables changes to the system state to occur only at clock transition times.



3.3 Modeling of Single Cycle Processor

Our microarchitecture is split into two interconnected components: which includes the data path and the control unit.




Figure 3 Single Cycle Processor

3.3.1 Data Path

The data path can process information units know as words and it has sub sections for multiplexers; registers; ALUs and memory units. In our design, we implement the RV32I profile that is a 32-bit extension of RISC-V, and therefore the data path is 32 bits wide [16].

It performs control functions of different processor components for instance the program counter (PC) [16]. Next is a storing place for the address that the program counter needs to grab from memory for the processor to execute. Following a given instruction, the PC is modified to position at the next of a program sequence.



3.3.2 Code of Data Path

```
module datapath(input logic clk, reset,
 input logic [1:0] ResultSrc,
input logic PCSrc, ALUSrc,
input logic RegWrite,
       logic
               [1:0] ImmSrc,
input logic [2:0] ALUControl,
output logic Zero,
output logic [31:0] PC,
input logic [31:0] Instr,
output logic [31:0] ALUResult, WriteData,
input logic [31:0] ReadData);
                 PCNext, PCPlus4, PCTarget;
                 ImmExt;
                 SrcA,
        [31:0] Result;
    next PC
               logic
 flopr #(32) pcreg(clk, reset, PCNext, PC);
 adder pcaddbranch(PC, ImmExt, PCTarget);
mux2 #(32) pcmux(PCPlus4, PCTarget, PCSrc, PCNext);
// register file logic
 adder pcadd4(PC,
                      32'd4, PCPlus4);
 regfile rf(clk, RegWrite, Instr[19:15], Instr[24:20],
 Instr[11:7], Result, SrcA, WriteData);
extend ext(Instr[31:7], ImmSrc, ImmExt);
    ALU logic
 mux2 #(32) srcbmux(WriteData, ImmExt, ALUSrc, SrcB);
 alu alu(SrcA, SrcB, ALUControl, ALUResult, Zero);
 mux3 #(32) resultmux(ALUResult, ReadData, PCPlus4,
ResultSrc, Result);
endmodule
```

The modules that are used in the above code are described as follows:

3.3.3 Flip-Flop-Based Register

The 32-bit flip-flop-based register called "pcreg" that is used to store the program counter value in the data path of a RISC-V processor.

3.3.4 Adder 4

The "pcadd4" is a 32-bit adder implemented in the data path of a RISC-V processor to increment a computer's program counter by a constant four, so that it points to the next instruction for execution.

3.3.5 Adder

The "pcaddbranch" is a 32-bit adder in RISC -V data path that adds an extended immediate value to current program counter so that it points to target address of a branch instruction. This operation is intended for changing the flow of the program's execution.



3.3.6 Mux 2to1: Pcmux

The "pcmux" is a further multiplexer on the data path of a RISC-V processor that chooses between the incremented value of the Program Counter (PC), coming from the "pcadd4" adder and the target value of PC, coming from the "pcaddbranch" adder. It passes on a chosen value to the output "PCNext" which is reflected on the program counter register. The selection is done by the "PCSrc" control signal which directs the program on its path.

3.3.7 Register File

The "rf" can be a part of the data path of a RISC-V processor that holds the register value associated with the processor. It receives the clock signal, control signal, address of registers and data to be written in the registers. These inputs are used for reading and writing a register content which is used as data sources and destinations during performing arithmetic and logic instructions in course of an instruction cycle.

3.3.8 Extension Unit

The "ext" is an extension implemented in the datapath of a RISC-V CPU. A zero or sign extension of a 25 -bit immediate value may be made depending on the control signal: The circuit takes as inputs a 25 -bit immediate value and a control signal. This enables the immediately value to be treated as a sign value and this enables the use of registers in operation.

3.3.9 Mux 2to1: SrcB Mux

The data path of the RISC-V processor consist of a 2 Input:1 Output multiplexer known as "srcbmux". It receives data from two sources: the register file and the sign-extender are the two components in the code section of a CPU. The ALUSrc control input is to select one of these two inputs as the output or SrcB input. It is then supplied to the ALU as one out of the inputs during the course of an instruction being executed. refers to immediate value or register file values as per the value of the ALU source control signal of the instruction.

3.3.10 Arithmetic and Logic Unit

An ALU is for keeping in mind that it is actually named "alu" and is inserted into the data path of a RISC-V processor [18]. The ALU is designed to perform arithmetic and logical operations; it receives two operands named SrcA, SrcB; and one control signal called ALUControl. It produces



two outputs: ALUResult which is the result of the last operation occurred and Zero, which is a signal that ALU result is zero. The ALU is totally charged with the responsibility of performing arithmetic operations including addition, subtraction, shifting procedures and other logical operations like, AND, OR, and NOT inclusive of every other instructing operation that might be assigned to the CPU hence making it part of the CPU that is vital in instructing operations.

3.3.11 Mux 3to1: Result Mux

The data path of a RISC-V processor contains a 3-input multiplexer (mux) known as resultmux. The mux receives three operands, ALUResult to ReadData, and PCPlus4, along with one control signal called ResultSrc to determine which of the operands will go out. For the mux input of Result, the circuit selects one of the inputs. The resultmux has an important function of choosing the right data for use depending on the instruction they are about to process and is an integral part of CPU for processing of instruction.

3.3.12 Summary

The datapath of a single-cycle processor is a component of the processor that is used to complete the task [20]. As all of the mentioned modules, they all work together in order to fetch the instruction, then determine in decode mode whether the Instruction Byte has an arithmetical or logic operation then perform the said operation. After that, the results may be written into the register file or memory [16]. This process is performed until the program ends, and for each instruction in the program above one of the two movements is performed [13]. The single-cycle processor datapath presents itself well and is very lean and fast explanatory, nevertheless, it is capable of performing at most one instruction per a clock cycle which hampers it through overall proficiency.

3.3.13 Control Unit

It functions to read the current instruction from the data path and produce signals on how an instruction will be processed. These signals are multiplexer select, register enable and memory write, which control the path in the data path to perform the needed function. But in layman terms, the control unit gets the instruction and then issues directions to the data path as to how that instruction is to be processed.



3.3.14 Code of Control Unit

```
module controller(input logic [6:0] op,
   input logic [2:0] funct3,
   input logic funct7b5,
   input logic Zero,
   output logic [1:0] ResultSrc,
   output logic MemWrite,
   output logic PCSrc, ALUSrc,
   output logic RegWrite, Jump,
   output logic [1:0] ImmSrc,
   output logic [2:0] ALUCONTrol);
logic [1:0] ALUOp;
logic Branch;
maindec md(op, ResultSrc, MemWrite, Branch,
   ALUSrc, RegWrite, Jump, ImmSrc, ALUOp);
aludec ad(op[5], funct3, funct7b5, ALUOp, ALUCONTrol);
assign PCSrc = Branch & Zero | Jump;
endmodule
```

The modules used in above code are discussed as follows:

3.3.15 Main Decoder

Main decoder in any RISC-V processor is accountable of decoding the opcode of an instruction and creating control signals which are required for execution of the instruction. The opcode is a header in the instruction, which defines which operation needs to be performed. The main decoder utilizes the opcode to fetch either the correct control signals from a lookup table or through a circuit diagram [11]. These control signals control the operation of the processor's components in term of ALU, memory and register file to perform the instruction. Such signals may include, Data swap, branching, ALU operations and other tasks' signals. Main decoder also has an integral part in the instruction pipeline in the sense that the initial step for decoding is done by the main decoder apart from it determining other control signals for the rest of the pipeline stages to fetch and execute the instruction.

3.3.16 ALU Decoder

In this module, the data coming from the main decoder are entered when the program counter crosses the instruction. Next, the module details the operand type whether a register or immediate or whichever and what is present in the instruction. Also, the ALU decoder determines which operation in the ALU should be executed.



In RISC-V processors, ALU decoder identifies the specific function the ALU is to perform from the opcode and the function field of the instruction [1]. These fields are used by the ALU decoder to find out the required operation from a lookup table or via several logic circuits that produce control signals to allow the ALU to execute the operation of account. Sub-classes of instructions that are included in RISC-V are for example R-type instructions and I/B-type instructions Every of those has its own opcode as well as function fields. For each instruction type it is used to decode the appropriate ALU operation, out of the fields described above.

3.3.17 Summary

This part in the single-cycle processor is in charge of the instruction control in the processor. This decipher playfully the instructions which are found in the memory and produce the necessary control signals to execute it [20]. It also controls the fetch decode execute cycle and that instructions are properly executed, and data is properly shifted between the units of the processor.

3.4 Compilation of modules

All the written modules are in System Verilog and are 'compile ready' in QUARTUS software with RTL simulation done.

3.5 Testbenches


A test bench for each of the modules was also designed to test each of the modules on Modelsim. The testbench evaluates the designed functions and execution speed of both RISC-V processor and memory blocks.

3.6 Simulation of Single Cycle Processor

To ensure that all instructions in a RISC-V processor work as intended, we have developed a test program to conduct this test. The idea is to execute multiple operations which if all procedures work as expected should provide the desired result. More specifically if the program runs it should store the value 25 to the memory location 100 as evidenced by the following screen shot: The machine code for these instructions is shown in the file riscytest.txt that is loaded in memory during simulations by the test bench. The highest level of the design contains the main module that provides the RISC-V processor and memory, the testbench is initializing the model under test,



generating the clock signal, and resetting the simulation process. It observes the writing to memory and raises success when the value of 25 is written to memory.



As the simulation was successful, a message 'Simulation Succeeded' was displayed to let the seemingly executed written code work through without issues.

```
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# File in use by: Rao Hostname: DESKTOP-SSF6FJQ ProcessID: 13920
# Attempting to use alternate WLF file "./wlftwznqye".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# Using alternate file: ./wlftwznqye
VSIM 2> run -a
# Simulation succeeded
# ** Note: $stop : top_tb.sv(30)
# Time: 195 ps Iteration: 1 Instance: /top_tb
# Break in Module too tb at too tb.sv line 30
```

Figure 5 "Simulation Succeeded of Single Cycle" Message

3.7 Conclusion

Therefore, microarchitecture design of single-cycle processor is designed in such a way that one instruction per clock cycle is completed. The support of control unit is imperative here since it interprets the instructions and synthesizes the appropriate control signals for implementation.



Chapter 4 Pipelined Processor

4.1 Introduction

Pipelining is one of the complex techniques applied to optimize the turnaround time of digital systems. This is realized by partitioning of the single-cycle processor into five pipeline stages, where it employs a five-instruction, five-stage pipelined processor in which each stage performs a distinct operation [1]. This division means that the clock frequency is considerably higher than with the ordinary approach, where each stage contains one-fifth of the total logic.

The time taken to execute each instruction has not changed but the system output capacity has improved by five times. In modern microprocessor of the kind that executes billions of instructions per second then ensuring that the single instruction expenditure minimum is of little important than the throughput rate [8]. In spite of these issues, the advantages of pipelining make the latter a key concern in the concept of high-performance microprocessors of the present days (Qi et al., 2022).

4.2 Modeling of Pipelined Processor

The pipeline processor architecture is designed to extract out the most performance from modern microprocessors.




Figure 6 Architecture of Pipelined Processor

The pipelining divides the procedure of instruction execution into varied stages where each and every stage is incharge of a definite operation [8]. Such a division allows a number of instructions to be processed concurrently, thus increasing overall system productivity (Qi et al., 2022). Most of the



elements of a pipelined architecture are similar to those in any single-cycle processor; the data path, however, is divided into 5 stages as shown in figure 6. Moreover, if and how the hazards exist for the pipelined processor has also been incorporated into the discussion.

4.2.1 Datapath

Usually there is a low performance in modern processors due to the very time-consuming operations that include memory access, register files, and the actual operations performed in the arithmetic/logical unit. To solve these challenges, it was important to design pipelined architecture which could easily solve these issues [16]. To clarify, the various stages of the independent and self-contained pipeline microarchitecture mentioned above comprise five stages, where each stage of the processor's data path is dedicated to the performance of one of the five aforementioned tasks consuming quite a lot of resources for their completion, the pipeline structure also allows for instruction parallelism, which leads to a significant increase in total cycles per second [14]. Building upon the methodology of the multicycle processor, the pipelined processor incorporates five key stages: These are the five stages of the system which include; Fetch, Decode, Execute, Memory, and Write back. These stages correlate to the workings in multicycle processing, but with the bonus of being able to run at the same time (Qi et al., 2022).




Figure 7 Datapath of Pipelined Processor

In Figure 7, the pipelined data path is illustrated, achieved by introducing four pipeline registers that effectively segment the data path into five distinct stages [14]. The demarcation of these stages, along with their boundaries, is visually depicted through dotted lines. To differentiate signals based on their



location within the pipeline stages, a suffix (F, D, E, M, or W) is appended, indicating the specific stage they belong to.

4.2.1.1 Datapath Code

```
module datapath(
input logic clk, reset,

// Fetch stage signals
input logic StallF,
output logic [31:0] PCF,
input logic [31:0] InstrF,

// Decode stage signals
output logic [6:0] opD,
output logic [2:0] funct3D,
output logic funct7b5D,
input logic stallD, FlushD,
input logic FlushE,
input logic FlushE,
input logic PCSrcE,
input logic [2:0] ALUControlE,
input logic ALUSrcAE, // needed for lui
input logic ALUSrcBE,
output logic ZeroE,

// Memory stage signals
input logic MemwriteM,
output logic [31:0] WriteDataM, ALUResultM,
input logic [31:0] ReadDataM,

// Writeback stage signals
input logic RegwriteW,
input logic [1:0] ResultsrcW,

// Hazard Unit signals
output logic [4:0] Rs1D, Rs2D, Rs1E, Rs2E,
output logic [4:0] RdE, RdM, RdW);

// Fetch stage signals
logic [31:0] PCNextF, PCPlus4F;

// Decode stage signals
logic [31:0] PCNextF, PCPlus4F;

// Decode stage signals
logic [31:0] TnstrD;
logic [31:0] RD1D, RD2D;
logic [31:0] RD1D, RD2D;
logic [31:0] ImmExtD;
logic [4:0] RdD;
```



```
// Execute stage signals
logic [31:0] RD1E, RD2E;
logic [31:0] PCE, ImmExtE;
logic [31:0] SrcAE, SrcBE;
logic [31:0] SrcAEforward;
logic [31:0] ALUResultE;
logic [31:0] WriteDataE;
logic [31:0] PCPlus4E;
logic [31:0] PCTargetE;
    // Memory stage signals
logic [31:0] PCPlus4M;
   // Writeback stage signals
logic [31:0] ALUResultw;
logic [31:0] ReadDataW;
logic [31:0] PCPlus4W;
logic [31:0] Resultw;
   // Fetch stage pipeline register and logic
mux2 #(32) pcmux(PCPlus4F, PCTargetE, PCSrcE, PCNextF);
    flopenr #(32) pcreg(clk, reset, ~StallF, PCNextF, PCF);
    adder pcadd(PCF, 32'h4, PCPlus4F);
   // Decode stage pipeline register and logic flopenrc #(96) regD(clk, reset, FlushD, ~StallD, {InstrF, PCF, PCPlus4F}, {InstrF, PCF, PCPlus4P}.
   assign opD = InstrD[6:0];
   assign funct3D = InstrD[14:12]:
   assign funct7b5D = InstrD[30];
   assign Rs1D = InstrD[19:15];
   assign Rs2D = InstrD[24:20];
   assign RdD = InstrD[11:7];
   regfile rf(clk, RegWriteW, Rs1D, Rs2D, RdW, ResultW, RD1D, RD2D);
   extend ext(InstrD[31:7], ImmSrcD, ImmExtD);
  // Execute stage pipeline register and logic
floprc #(175) regE(clk, reset, FlushE,
{RD1D, RD2D, PCD, Rs1D, Rs2D, RdD, ImmExtD, PCPlus4D},
{RD1E, RD2E, PCE, Rs1E, Rs2E, RdE, ImmExtE, PCPlus4E});
   mux3 #(32) faemux(RD1E, ResultW, ALUResultM, ForwardAE, SrcAEforward);
   mux2 #(32) srcamux(SrcAEforward, 32'b0, ALUSrcAE, SrcAE); // for lui
   mux3 #(32) fbemux(RD2E, ResultW, ALUResultM, ForwardBE, WriteDataE);
  mux2 #(32) srcbmux(WriteDataE, ImmExtE, ALUSrcBE, SrcBE);
   alu alu(SrcAE, SrcBE, ALUControlE, ALUResultE, ZeroE);
   adder branchadd(ImmExtE, PCE, PCTargetE);
 // Memory stage pipeline register
flopr #(101) regM(clk, reset,
{ALUResultE, WriteDataE, RdE, PCPlus4E},
{ALUResultM, WriteDataM, RdM, PCPlus4M});
     Writeback stage pipeline register and logic
 flopr #(101) regw(clk, reset,
{ALUResultM, ReadDataM, RdM, PCPlus4M},
{ALUResultW, ReadDataW, RdW, PCPlus4W});
 mux3 #(32) resultmux(ALUResultW, ReadDataW, PCPlus4W, ResultSrcW, ResultW);
endmodule
```



4.2.2 Fetch Stage

At the inception of the pipeline, the processor's foremost task is to retrieve the next instruction from memory. This pivotal task involves the 'pcmux' multiplexer, which operates based on the 'PCSrcE' control signal. It decides whether the next program counter ('PCNextF') originates from the increment program counter ('PCPlus4F') or the potential target program counter ('PCTargetE') in cases where branch instructions are predicted. The chosen program counter is stored within the 'pcreg' register. Meanwhile, the 'pcadd' adder computes the increment program counter ('PCPlus4F') by adding 4 to the current program counter ('PCF').

4.2.3 Decode Stage

The Decode stage assumes the responsibility of disassembling the fetched instruction to unveilits structure and nuances. The 'regD' pipeline register emerges as a critical entity in this context. It captures three pivotal elements: the fetched instruction ('InstrF'), the ongoing program counter('PCF'), and the increment program counter ('PCPlus4F'). Here, the instruction undergoes a process of parsing, where essential fields such as the operation type ('opD'), functional code ('funct3D'), and register identifiers ('Rs1D', 'Rs2D', 'RdD') are extracted. These fields lay the foundation for understanding the nature of the instruction and the registers it operates on.

4.2.4 Execute Stage

The Execute stage is the heart of instruction processing, where the actual computation and manipulation of data take place. The 'regE' pipeline register assumes a pivotal role here, holding essential values such as source register data ('RD1E', 'RD2E'), immediate extension ('ImmExtE'), and the target program counter ('PCPlus4E'). To optimize performance, data forwarding is facilitated through the 'faemux' and 'fbemux' multiplexers, ensuring that pertinent data from preceding pipeline stages can be channeled effectively to the Arithmetic Logic Unit (ALU). The ALU ('alu') serves as the computational engine, performing arithmetic and logical operations on operands ('SrcAE', 'SrcBE') based on the control signal 'ALUControlE', leading to the generation of the ALU result ('ALUResultE'). Simultaneously, the 'branchadd' adder calculates the target program counter ('PCTargetE') by adding the immediate extension ('ImmExtE') to the current program counter ('PCE'). This is a pivotal step for executing branch instructions.



4.2.5 Memory Stage

The Memory stage is pivotal for memory-related activities, encompassing both data retrieval and storage operations. The 'regM' pipeline register serves as a reservoir for key data: the ALUresult ('ALUResultE'), data earmarked for writing back ('WriteDataE'), destination register('RdE'), and the increment program counter ('PCPlus4E'). In this stage, the processor interacts with the memory subsystem, which could potentially trigger memory reads or writes. This phase is also crucial for tackling memory-related hazards.

4.2.6 Writeback Stage

The Writeback stage culminates the journey of an instruction by committing outcomes to registers. The 'regW' pipeline register plays a pivotal role here, housing vital information such as the ALU result ('ALUResultM'), data read from memory ('ReadDataM'), destination register ('RdM'), and the increment program counter ('PCPlus4M'). The multiplexer 'resultmux' assumes the role of selecting the pertinent data for writing back to the register file. This decision is steered by the 'ResultSrcW' control signal, which governs whether the value for writing back emanates from the ALU result, memory read data, or the increment program counter ('PCPlus4W').

4.2.7 Conclusion

In summary, the datapath module acts as a central coordinator, seamlessly managing the flow of data and control signals across various pipeline stages. This orchestration ensures that multiple instructions are executed concurrently and efficiently [1]. Despite its advantages, the design of a pipelined processor introduces challenges such as handling data dependencies, ensuring proper synchronization, and managing the complexities of control flow [20]. As a fundamental component, the datapath module encapsulates the essence of parallel and efficient instruction execution, making it an indispensable part of pipeline architecture.

4.3 Control Unit

4.3.1 Introduction

The control unit within the pipelined processor (illustrated in Figure 8) assumes a vital role in overseeing the various pipelined stages and guaranteeing their smooth synchronization. This section outlines the blueprint of the pipelined control unit, elucidating how it formulates control signals



tailored to each stage of the pipeline. These signals are generated based on the specific instruction currently undergoing processing [1], [8], [14].

Additionally, the control unit's task involves managing potential hazards and ensuring that instructions progress seamlessly through the pipeline without conflicts. By dynamically adapting control signals, the control unit optimizes the utilization of resources and facilitates efficient instruction execution.




Figure 8 Pipelined Processor With Control Signals



4.3.2 Control Unit Code

```
module controller(
  input logic clk, reset,
  // Decode stage control signals
input logic [6:0] opD,
input logic [2:0] funct3D,
input logic funct7b5D,
output logic [2:0] ImmSrcD,
  // Execute stage control signals input logic FlushE, input logic ZeroE, output logic PCSrCE, // for datapath and Hazar output logic [2:0] ALUControlE, output logic ALUSrCAE, output logic ALUSrCBE, // for lui output logic ResultSrCEbO, // for Hazard Unit
                                             // for datapath and Hazard Unit
  // Memory stage control signals
output logic MemWriteM,
output logic RegWriteM, // for Hazard Unit
  // Writeback stage control signals
output logic Regwritew, // for datapath and Hazard Unit
output logic [1:0] ResultSrcW);
  // pipelined control signals
logic RegwriteD, RegwriteE;
logic [1:0] ResultSrcD, ResultSrcE, ResultSrcM;
logic MemwriteD, MemwriteE;
  logic Memwriteb
logic JumpD, JumpE;
logic BranchD, BranchE;
logic [1:0] ALUOpD;
logic [2:0] ALUControlD;
logic ALUSrcAD;
logic ALUSrcBD; // for lui
  // Decode stage logic
maindec md(opD, ResultSrcD, MemWriteD, BranchD,ALUSrcAD, ALUSrcBD, RegWriteD, JumpD, ImmSrcD, ALUOpD);
  aludec ad(opD[5], funct3D, funct7b5D, ALUOpD, ALUControlD);
         Execute stage pipeline control register and logic
   // Execute stage piperine control register.
floprc #(11) controlregE(clk, reset, FlushE,
{RegWriteD, ResultsrcD, MemWriteD, JumpD, BranchD,ALUControlD, ALUSrcAD, ALUSrcBD}
{Control to BesultsrcE, MemWriteE, JumpE, BranchE,ALUControlE, ALUSrcAE, ALUSrcBE}
   {RegwriteE, ResultSrcE, MemwriteE, JumpE, BranchE, ALUControlE, ALUSrcAE, ALUSrcBE});
     assign PCSrcE = (BranchE & ZeroE) | JumpE;
     assign ResultSrcEb0 = ResultSrcE[0];
    // Memory stage pipeline control register
flopr #(4) controlregM(clk, reset,
{RegWriteE, ResultSrcE, MemWriteE},
     {RegWriteM, ResultSrcM, MemWriteM});
          Writeback stage pipeline control register
    // Writeback stage piperine control
flopr #(3) controlregw(clk, reset,
{RegWriteM, ResultSrcM},
{RegWriteW, ResultSrcW});
   endmodule
```

This section deals with the details of the 'controller' module, which is at the core of the pipelinedcontrol unit. This module acts as a central point where various inputs and outputs converge to direct how instructions are executed. The clock signal ('clk') sets the pace for operations, and thereset signal ('reset') initiates the synchronization process.



4.3.3 Decoding State Logic (maindec and aludec)

In this stage, the 'maindec' and 'aludec' modules become important. They uncover the complex details of instruction codes and functions. The 'maindec' decodes the code, creating control signals such as 'RegWriteD', 'ResultSrcD', 'MemWriteD', and 'BranchD'. These signals set the base for the upcoming stages. At the same time, 'aludec' focuses on function details, turning them into control signals like 'ALUOpD' and 'ALUControlD'. These signals guide arithmetic or logic operations as the instruction moves forward. The 'maindec' and 'aludec' create control signals, all in sync with the codes and the instructions.

4.3.4 Execution State Logic (controlregE)

The execution stage is responsible for generating essential control signals. The `controlregE` module, driven by inputs from the preceding decode stage, processes critical signals such as `RegWriteD`, `ResultSrcD`, `MemWriteD`, `JumpD`, `BranchD`, `ALUControlD`, `ALUSrcAD`, and `ALUSrcBD`.

Within this module, the control signals for the execution phase are meticulously generated. These include 'RegWriteE', 'ResultSrcE', 'MemWriteE', 'JumpE', 'BranchE', 'ALUControlE', 'ALUSrcAE', and 'ALUSrcBE', each fulfilling a distinct role during this stage. Among these, the 'PCSrcE' signal plays a pivotal role, acting as the decision-maker for the program counter's direction based on branching logic. This dynamic mechanism ensures instructions are executed as planned, maintaining the intended flow of the program.

4.3.5 Memory and WriteBack Stage Logic

This stage is responsible for memory access and write-back, including 'controlregM' and 'controlregW' modules. These modules protect data integrity, generating control signals formemory access and write-back stages.'controlregM' manages memory access, creating signals like 'RegWriteM', 'ResultSrcM', and 'MemWriteM'. Inputs from the execution stage contribute to memory access actions. This phase is crucial for data manipulation and retrieval, and careful control signal generation maintains data integrity. Simultaneously, 'controlregW' performs during write-back. It generates 'RegWriteW' and 'ResultSrcW' signals. These signals allow instructions to finalize, ensuring results are accurately preserved in registers.



4.3.6 Conculsion

In summary, the control unit plays a vital role in the pipelined processor, synchronizing stages and optimizing resources. The 'controller' module directs instruction execution, 'maindec' and 'aludec' decode, 'controlregE' generates execution signals. 'controlregM' and 'controlregW' protect data integrity. This dynamic management ensures smooth instruction flow, enhancing processor performance.

4.4 Hazard Unit

4.4.1 Introduction

Designing a pipelined processor comes with a challenge: handling hazards that can disrupt smooth instruction flow. One type is RAW data hazards, where an instruction waits for a result from another before it's ready [8], [14]. Forwarding can help if the result is ready in time, or we pause the pipeline (stall) until it is. Another issue is control hazards, happening when the next instruction isn't decided yet. We can pause the pipeline or guess the next instruction, sometimes needing to start over (flush) if the guess is wrong. Managing these challenges requires understanding how instructions interact and spotting potential problems.

4.4.2 Hazard Unit Code

```
module hazard(
  input logic [4:0] Rs1D, Rs2D, Rs1E, Rs2E, RdE, RdM, RdW,
  input logic PCSrcE, ResultSrcEb0,
  input logic RegWriteM, RegWriteW,
  output logic [1:0] ForwardAE, ForwardBE,
  output logic StallF, StallD, FlushD, FlushE);

logic lwStallD;

// forwarding logic

always_comb begin

ForwardAE = 2'b00;
ForwardBE = 2'b00;
```



```
if (Rs1E != 5'b0)
if ((Rs1E == RdM) & RegWriteM) ForwardAE = 2'b10;
else if ((Rs1E == RdW) & RegWriteW) ForwardAE = 2'b01;
if (Rs2E != 5'b0)
if ((Rs2E == RdM) & RegWriteM) ForwardBE = 2'b10;
else if ((Rs2E == RdW) & RegWriteW) ForwardBE = 2'b01;
end
    // stalls and flushes
assign lwStallD = ResultSrcEb0 & ((Rs1D == RdE) | (Rs2D == RdE));
assign StallD = lwStallD;
assign StallF = lwStallD;
assign FlushD = PCSrcE;
assign FlushE = lwStallD | PCSrcE;
endmodule
```

This System Verilog module is designed for hazard detection and resolution within a pipelined processor. The module is crucial for maintaining correct instruction execution by detectinghazards that can arise due to data dependencies and controlling the pipeline stages accordingly.

4.4.3 Forwarding Logic

The forwarding logic (ForwardAE and ForwardBE) enables seamless data forwarding to the execution stage to prevent data hazards. It allows data from previous stages to be directly used in the execution stage, minimizing stalls. The module determines if values need to be forwarded from memory (RdM) or write-back (RdW) stages to the execution stage (Rs1E and Rs2E).

4.4.4 Stall and Flush Control

The module also manages stalls (temporary halts in instruction processing) and flushes (clearing of instructions in the pipeline due to hazards). It identifies potential hazards, such as load-use hazards, indicated by the lwStallD signal. If a hazard is detected, StallD and StallF signals are activated, introducing stalls in the decode and fetch stages.



4.4.4.1 Stall Detection

The lwStallD signal is set when a load-use hazard occurs, i.e., when the result being computed in the execution stage (RdE) matches an operand (Rs1D or Rs2D) being fetched in the decodestage. This prompts StallD and StallF signals to introduce stalls.

4.4.4.2 Flush Control

The FlushD signal is activated in case of a potential hazard in the execute stage (PCSrcE), ensuring proper synchronization. The FlushE signal flushes the decode stage when a hazard is detected (lwStallD) or when an execute stage hazard is identified (PCSrcE).

4.4.4.3 Conclusion

In conclusion, the hazard detection and resolution module presented here showcases its significance in maintaining data integrity and preventing hazards in pipelined processors [8]. Its ability to control stalls and flushes ensures a reliable and efficient execution of instructions, contributing to the overall success of a processor design [14].

4.5 Testbench

4.5.1 Introduction

This section presents the Verilog code for a testbench module that facilitates the simulation of a device under test (DUT), which is referred to as 'top'. The testbench is designed to validate the functionality of the DUT by providing inputs, generating a clock, initializing the test conditions, and checking the results.



4.5.2 Testbench Code

```
module tb();
    reg clk=0, rst;
    always begin
        clk = ~clk;
    #50;
end

initial begin
    rst <= 1'b0;
    #200;
    rst <= 1'b1;
    #1000;
    $finish;
end

initial begin
    $dumpfile("dump.vcd");
    $dumpvars(0);
end

Pipeline_top dut (.clk(clk), .rst(rst));
endmodule</pre>
```

The testbench module serves a vital role in verifying the correct functionality of the device undertest. It simulates various scenarios by providing input signals and generating a clock, enabling the examination of how the DUT responds [3]. The results are checked against expected conditions, and upon successful validation, the simulation is halted.

4.6 RTL Simulation

This process is responsible for monitoring and verifying the outcomes of the simulation based on specific conditions [10]. The first part of the condition verifies if the data address (DataAdr) matches the value and the second part of the condition verifies if the written data (WriteData) matches hexadecimal value. If both conditions are satisfied, meaning the address and data meet the specified criteria, the message "Simulation succeeded" will be displayed.

```
Transcript
  vsim tb
  Start time: 21:23:53 on Nov 23.2024
  Loading work.tb
  Loading work.Pipeline_top
  Loading work.fetch cycle
  Loading work.Mux
  Loading work.PC Module
  Loading work. Instruction_Memory
  Loading work.PC_Adder
  Loading work.decode_cycle
  Loading work.Control Unit Top
  Loading work.Main_Decoder
  Loading work.ALU_Decoder
  Loading work.Register_File
  Loading work.Sign Extend
  Loading work.execute_cycle
  Loading work.Mux_3_by_1
  Loading work, ALU
  Loading work, memory cycle
  Loading work.Data Memory
  Loading work.writeback cycle
  Loading work.hazard unit
add wave -position insertpoint sim:/tb/*
add wave -position insertpoint sim:/tb/dut/*
VSIM 3> run -all
  ** Note: $finish
                       : pipeline_tb.v(15)
     Time: 1200 ps
                    Iteration: 0
  Break in Module tb at pipeline_tb.v line 15
```

Figure 9 Successful Simulation



As shown in Figure 9 and Figure 10, the successful simulation has been achieved as both the conditions.




Figure 10 Simulation Results of Pipelined Processor

This segment of the code acts as the validation mechanism for the simulation along with the results snapshots. It checks whether the simulated actions have resulted in the expected values for the memory address and written data. Since the conditions are met, indicating accurate simulation behavior, a success message has been displayed, and the simulation is terminated.



4.7 Conclusion

In conclusion, pipelining stands as a potent strategy for amplifying digital system processing efficiency. By segmenting a single-cycle processor into five stages, concurrent execution of instructions is enabled, driving performance through parallelism [14]. While this approach offers substantial clock frequency gains, challenges arise in managing data dependencies and control flow intricacies. The datapath module acts as a conductor, orchestrating data and control signal flow across stages. The control unit's role is pivotal, synchronizing and optimizing resources, with various modules ensuring smooth instruction flow and data integrity [8]. Notably, the hazard detection module safeguards against hazards, enhancing execution reliability. The testbenchmodule serves as a validation mechanism, confirming accurate simulation behavior. Overall, pipelining's benefits are underscored by efficient instruction execution and robust processor design.



Chapter 5 Rom IP

5.1 Introduction

But, it's not as simple as that when it comes to memory in computer systems. It appears in many packages and each package has its own functionality. One such form is Read-Only Memory, ROM. In the information hierarchy of the digital systems, ROM forms an essential component that is quite different from other types of memory. But think of it as a conceptual 'safe,' so to speak, for information that isn't subject to constant updating, one that is necessary in order to maintain systems as logical, reliable, and consistently functional. As with RAM, the power is a major issue with ROM because even though it can retain key information it is more suitable for storing program instructions, constant values, or look-up tables.

What differentiate ROM is its credibility in passing out information and data [1]. For instance, in a digital system, all data required in designing the system are input in the ROM. This data is not altered in any manner, or changed dynamically; this makes it a stable data that serves as a support system. It is similar to having a reliable navigator that guarantee every branch of the system what to do, with the help of that stable foundation of the unchangeable data.

ROMs have both a broad variety of shapes and functions and cannot be left unmentioned in terms of the significance to the design of digital systems. Based on the experience of developing ROM, starting from the roots of its creation and ending with the latest practices, it is possible to conclude that it continues to act as an innovational organism in the world of high technologies.

5.2 ROM Module Configuration

5.2.1 Introduction

The strategic implementation of ROM exemplifies how digital designs leverage specialized memory components to optimize performance, reliability, and data management. The generation of this module signifies a pivotal step in digital design. By incorporating a Read-Only Memory (ROM) element, the module contributes to the overall functionality of the system [10].



5.2.2 Rom IP Code

This module is produced using the "altsyncram" wizard and serves to create a ROM element within a digital design. The ROM component is tasked with storing and furnishing data according to a provided address.

```
module rom (
       address,
       clock,
       input [7:0]
                                       address:
                      clock;
[31:0]
       input
 output [31:0] q;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
       tri1
                           clock;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
  endif
      wire [31:0] sub_wire0;
wire [31:0] q = sub_wire0[31:0];
       altsyncram altsyncram_component (
                             .address_a (address),
.clock0 (clock),
                            .clock0 (clock),
.q_a (sub_wire0),
.aclr0 (1'b0),
.aclr1 (1'b0),
.address_b (1'b1),
.addressstall_a (1'b0),
.addressstall_b (1'b0),
.byteena_a (1'b1),
.byteena_b (1'b1),
.clock1 (1'b1),
.clocken0 (1'b1),
.clocken1 (1'b1),
.clocken2 (1'b1),
.clocken3 (1'b1),
.data_a ({32{1'b1}}),
.data_b (1'b1),
.eccstatus (),
                              .eccstatus (),
                              .q_b (),
                             .rden_a (1'b1),
.rden_b (1'b1),
.wren_a (1'b0),
.wren_b (1'b0));
                param
altsyncram_component.address_aclr_a = "NONE",
altsyncram_component.clock_enable_input_a = "BYPASS",
altsyncram_component_clock_enable_output_a = "BYPASS"
         defparam
                altsyncram_component.clock_enable_output_a =
altsyncram_component.init_file = "rom.mif",
                altsyncram_component.lpm_tint = rom.mit",
altsyncram_component.intended_device_family = "Cyclone V",
altsyncram_component.lpm_hint = "ENABLE_RUNTIME_MOD=NO",
altsyncram_component.lpm_type = "altsyncram",
                altsyncram_component.numwords_a = 256,
altsyncram_component.operation_mode = "ROM",
altsyncram_component.outdata_aclr_a = "NONE",
altsyncram_component.outdata_rel_a = "UNREGISTERED",
altsyncram_component.widthad_a_aclr_a = "UNREGISTERED",
                 altsyncram_component.widthad_a = 8,
altsyncram_component.width_a = 32,
                 altsyncram_component.width_byteena_a = 1;
```



5.3 Altsyncram Component Configuration

The instance of the altsyncram_component represents the ROM memory in practice. It is positioned by setting several factors that describe its behavior and characteristics. These parameters include the width of addresses, the width of data, Clock is controlled, data is initialized and other attributes. The "defparam" statement is used to define the parameters of the "altsyncram_component" instance. Some more parameters include address_aclr_a, clock_enable_input_a, and clock_enable_output_a with values NONE or BYPASS for addressing clearing and other stuffs. The "init_file" parameter describes the MIF file, "intended_device_family" denotes that the used FPGA family as "Cyclone V", and the "lpm_hint" states that the RAM should not be modified at runtime "lpm_type" describes the low-power mode as "altsyncram", "numwords_a" and "widthad_a" influences the word count of the ROM and the width of the address bus Other parameters regulate data operations with "outdata_aclr_a" and "outdata_reg_a" defining the output data operation. The width by the name "width_a" is set to 32 and "width_byteena_a" is a 1-bit byte enabled. These parameter configurations acting in concert optimize the "altsyncram_component" instance for fulfilling the design requirements that are necessary for incorporating it into the broader digital system environment.

5.4 Memory Initialization File

Inside ROM, there is a Memory Initialization File (MIF) that serves as a plan of the data that is to be written in ROM and where exactly it is to be written. This MIF is essential for writing the required data into the ROM when the design is being developed and for the correct functioning of the system that this MIF supports. The data in the MIF is stored in hexadecimal form, which is a very convenient way of coding numerical data by the help of numbers from 0 to 9 and letters from A to F. This hexadecimal representation is especially appropriate for digital systems, because it coincides with the use of binary based memory addressing and data storage. By leveraging the MIF, designers can precisely map out the contents of the ROM module, tailoring it to meet specific application requirements. The flexibility of this approach allows for customization of ROM contents to handle a wide range of scenarios, from bootstrapping an embedded system to storing lookup tables for computational tasks.



Each instruction, which is like a command for the computer, is linked to a specific address. This address shows the exact spot in the ROM where the instruction is stored. In simple terms, the MIF file guides the ROM on what to save and where to put it, making sure the right instructions are ready to be used.

5.5 Address and Clock Connection

The "address_a" input of the "altsyncram_component" is linked to the address input of the ROM module, enabling the processor to send the address information needed to fetch instructions from the ROM. Additionally, the "clock0" input of the "altsyncram_component" is connected to the clock input of the ROM module. This synchronization guarantees that the operations performed by the ROM are perfectly coordinated with the clock signal of the processor.

5.6 Conclusion

In conclusion, the ROM is loaded with instructions, and the testbench simulates the sequential fetching of instructions based on the address input and clock signal. The ROM contents are preloaded using a MIF file, and the simulation provides insight into the instruction-fetching process.



5.7 Testbench

This module represents the testbench for simulating the functionality of a ROM module. The "ADDRESS_WIDTH" and "DATA_WIDTH" parameters are established to determine the width of the address and data signals used within the testbench.

```
timescale 1ns / 1ps
module rom_tb;
   // Parameters
   parameter ADDRESS_WIDTH = 8;
parameter DATA_WIDTH = 32;
  reg [ADDRESS_WIDTH-1:0] address;
reg clock;
  // Outputs
wire [DATA_WIDTH-1:0] q;
    // Instantiate the DUT (Design Under Test)
      .address(address),
      .clock(clock),
  . q(q)
     / Initialize inputs
   initial begin
address = 0;
clock = 0;
   // Toggle the clock every 5 time units
always #5 clock = ~clock;
   // Monitor the outputs
always @(posedge clock) begin
  $display("Address = %h, Data = %h", address, q);
  // Increment the address by 4 for each clock cycle
  address = address + 4;
   // Stop the simulation after a certain number of clock cycles (optional)
initial #100 $stop;
endmodule
```

5.7.1 Input and Output Signals Setup

The module also declares input signals "address" – the input through which the memory address is supplied to the ROM module under test, and "clock" – the clock input. Also, an output signal "q" has been specified to denote the data out signal of the ROM.

5.7.2 Monitoring Output and Address Increment

In another "always" block which is activated on positive clock edge, the simulation observes the outputs by printing out the current values of "address" and "q". During each clock cycles the value of "address" increases by 4 in order to emulate clock cycles movements through the memory addresses.



5.7.3 Simulation Termination

The simulation is deliberately set up in a manner whereby it shall only take 100 clock cycles to complete by use of the \$stop command. Thus it can deliberately stop the simulation after a certain clock cycle has been specified to have completed. This feature allows a selected scrutiny on the sequence of instructions fetched and processed within the simulated digital system which can provide significant knowledge of the system's performance and operations.

5.7.4 Conclusion

Overall, the testbench creates a model of a system in which a ROM module is a part to check its functionality when reading data based on addresses and during successive clock cycles. This arrangement allows the identification of a change in the address values of the data, as well as the reading of the corresponding data in the ROMs in each clock cycle.

5.8 RTL Simulation




Figure 11 RTL Simulation of ROM IP

As shown in Figure 11 and Figure 12, the instructions are successfully stored on the respective addresses as given in the .mif file.



```
Transcript =
 Loading work.rom tb
 Loading work.rom
 Loading altera mf ver.altsyncram
Loading altera_mf_ver.altsyncram_body
 Loading altera mf ver.ALTERA DEVICE FAMILIES
 Loading altera mf ver.ALTERA MF MEMORY INITIALIZATION
VSIM 23> run -all
 Address = 00, Data = 00000000
 Address = 04, Data = 00500113
 Address = 08, Data = 00c00193
 Address = Oc, Data = ff718393
 Address = 10, Data = 0023e233
 Address = 14, Data = 0041f2b3
 Address = 18, Data = 004282b3
 Address = 1c, Data = 02728863
 Address = 20, Data = 0041a233
```

Figure 12 Successful Simulation

5.9 Conclusion

To help us to understand it let us remember that in the world of the digital systems, various types of memory have their work to do. Rom is one important memory type; it stays constant, holds data and makes up strong systems since the information is system information that does not change. ROM, even without operating power, contains such significant data as instructions and constants. In system design phase, ROM has significant function as it provides continuant information to different sections. ROM is whatever type, has numerous functions, and is needed from the onset until now.

In other words, through the loaded instruction and test bench simulations, the manner in which data is taken is exemplified in ROM. The program interacts with the test to determine how it provides information with addresses and time. This planned setup verifies how addresses transform and data is retrieved, which reemphasizes that ROM plays a large part within the system architecture.



Chapter 6

UART (Universal Asynchronous Receiver Transmitter)

6.1 Introduction

They are referred as the Universal Asynchronous Receiver-Transmitter (UART) that is a serial hardware interface used among devices [23]. UART works in an asynchronous mode, so there no need for a shift clock signal to be sent from the transmitting device to the receiving one. Both devices, however, use a fixed baud rate to ensure that the sender and receiver are at a similar data transferring frequency [12].

UART helps in shifting data from parallel form that is available from a computer or microcontroller into serial form of data which can be transmitted or to shift back data form serial form to parallel form in the case of receiving data [10]. Data that is transmitted comes in a format; often, it has a start bit, data bits, parity bit, and one or more than one stop bits as shown in figure 13.

6.2 Components of UART

All the sub parts of a UART (Universal Asynchronous Receiver-Transmitter) enable the data to be transmitted serially between two devices [15], [23]. These components include the conversion of parallel data, into serial formats for transmitting and vice versa for receiving. The key components of a UART are:

6.2.1 Transmit Shift Register (TSR)

This register retains the data to be transmitted. Data is transferred out in parallel form shifted serially starting with the least significant bit (LSB). It also guarantees that the data are in the correct format with start bits, data bits, optional parity, and stop bits.

6.2.2 Receive Shift Register (RSR)

This register takes in serial data in terms of bits at a time. If the complete frame (start bit, data bits, parity, and stop bit) is ascertained then the received data is transferred to the Receive Buffer, where it is processed in parallel.



6.2.3 Transmit Buffer

A holder of copies of parallel data which are to be transmitted. Data access is also controlled by queuing data before it is transmitted by the Transmit Shift Register which makes the flow of the data more efficient.

6.2.4 Receive Buffer

Saves the complete frame received by the Receive Shift Register. When it is completely received the parallel data is processed or passed to the connected device.

6.2.5 Baud Rate Generator

Controls the clock signal that drives the baud rate of data transfer rate in this case. Controls the data rate which in turn coordinate the working of the transmitter and the receiver sections.

6.2.6 Parity Generator/Checker

Originally used to generate, or to verify the carriers of error checking bits known as parity bits. Assists in detection of single bit error in the transmitted or received data bits.

6.3 UART Frame Format:

Figure 13 shows the arrangement of states of UART's frame (idle, start, stop, data bits and parity) discussed above:




Figure 13 UART Frame Format



6.4 UART Simulation

6.4.1 Transmitter

The waveform below illustrates the simulation of a UART (Universal Asynchronous Receiver/Transmitter) transmitter. On the left side of the image, the signals from the UART_TX_TB (testbench) include the clk (clock), reset, tx_start, tx_tick, and tx_done_tick, which control and monitor the transmission process. On the right side, the UART_TX_DUT (device under test) signals are displayed, showing the state_reg, state_next, and tx_reg, which help manage the flow and execution of data transmission as shown in figure 14 and figure 15.

The **clk** signal is the main timing reference that controls when actions occur, while the **reset** signal initializes the system to a known state. The **tx_start** signal is asserted to trigger the start of the transmission, and **tx_tick** determines the timing of bit shifts during data transmission. The **tx_done_tick** indicates when the transmission has been completed. The **tx** signal represents the actual serial data output, where individual data bits are transmitted one at a time.

Data to be transmitted is stored in the **tx_reg**, with examples such as 0xA5 and 0x52 appearing in the waveform. The transmission begins once **tx_start** is asserted, and the bits are shifted out serially. The **state_reg** reflects the various states of the transmitter, such as being idle or actively sending data bits. This process follows the UART frame format, which typically includes a start bit, several data bits, an optional parity bit, and a stop bit, ensuring reliable communication between devices. The simulation verifies the correct operation of the transmitter, with proper timing and sequencing of the transmitted data.






Figure 14 Data driven on channel port 'tx' from port 'din'

```
VSIM 4> run -a;
  tx start: 0 | din: 000000000 | tx done tick: 0 | tx: 1
  tx start: 1 | din: 10100101 | tx done tick: 0 | tx: 1
  tx start: 0 | din: 10100101 | tx done tick: 0 | tx: 1
  tx start: 0 | din: 10100101 | tx done tick: 0 | tx: 0
  tx start: 0 | din: 10100101 | tx done tick: 0 | tx: 1
  tx start: 0 | din: 10100101 | tx done tick: 0 | tx: 0
  tx start: 0 | din: 10100101 | tx done tick: 0 | tx: 1
  tx start: 0 | din: 10100101 | tx done tick: 0 | tx: 0
  tx start: 0 | din: 10100101 | tx done tick: 0 | tx: 1
  tx start: 0 | din: 10100101 | tx done tick: 0 | tx: 0
  tx start: 0 | din: 10100101 | tx done tick: 0 | tx: 1
  tx start: 0 | din: 10100101 | tx done tick: 1 | tx: 1
  tx start: 0 | din: 10100101 | tx done tick: 0 | tx: 1
                   : uart_tx_tb.sv(68)
  ** Note: $stop
    Time: 3235 ns Iteration: 1 Instance: /uart tx tb
# Break in Module uart_tx_tb at uart_tx_tb.sv line 68
```

Figure 15 Transcript showing the data being driven on the channel port



6.4.2 Receiver

This waveform shows the simulation of a UART (Universal Asynchronous Receiver/Transmitter) receiver. The left side displays the testbench signals such as clk (clock), reset, rx (received data), rx_tick, rx_done_tick, and data_in. On the right side, the UART_RX_DUT (device under test) signals are shown, including state reg, state next, s_reg, n_reg, b_reg, and the received data bits.

The **clk** signal the timing reference, while **reset** initializes the system. The **rx** signal represents the serial data received by the receiver, and the **rx_tick** controls the timing of the bits as they are shifted in. The **rx_done_tick** indicates when the reception of the data is complete. The **data_in** signal shows the received data as a sequence of bits, such as 1010101.

The **state_reg** and **state_next** represent the current and next states of the receiver, ensuring proper operation as data is received as shown if figure 16 and figure 17. The **s_reg** stores the received data in its serialized form, which is shifted in and aligned properly during reception. The **n_reg** holds the incoming bits, and **b_reg** represents the data stored in the receiver buffer. The waveform shows how the bits are received, with the **UART_RX_DUT** receiving values such as 0xA5 and 0x52 as part of the received data. The simulation verifies the correct operation of the UART receiver, ensuring that the data is received and stored properly.




Figure 16 Data captured from channel port 'rx' as seen in port 'dout'



```
VSIM 15> run -a
# data in=xx | RX: 1 | data out: 00 | rx done tick: 0
# data in=a5 | RX: 0 | data out: 00 | rx done tick: 0
# data in=a5 | RX: 1 | data out: 00 | rx done tick: 0
# data in=a5 | RX: 1 | data out: 80 | rx done tick: 0
# data in=a5 | RX: 0 | data out: 80 | rx done tick: 0
# data in=a5 | RX: 0 | data out: 40 | rx done tick: 0
# data in=a5 | RX: 1 | data out: 40 | rx done tick: 0
# data in=a5 | RX: 1 | data out: a0 | rx done tick: 0
# data_in=a5 | RX: 0 | data_out: a0 | rx_done_tick: 0
# data_in=a5 | RX: 0 | data_out: 50 | rx_done_tick: 0
# data_in=a5 | RX: 0 | data_out: 28 | rx_done_tick: 0
# data_in=a5 | RX: 1 | data_out: 28 | rx_done_tick: 0
# data_in=a5 | RX: 1 | data_out: 94 | rx_done_tick: 0
# data_in=a5 | RX: 0 | data_out: 94 | rx_done_tick: 0
# data_in=a5 | RX: 0 | data_out: 4a | rx_done_tick: 0
# data_in=a5 | RX: 1 | data_out: 4a | rx_done_tick: 0
 data_in=a5 | RX: 1 | data_out: a5 | rx_done_tick: 0
  -----NORMAL STOP--
 ** Note: $stop
                   : uart_rx_tb.sv(56)
    Time: 2885 ns Iteration: 1 Instance: /uart_rx_tb
 Break in Module uart_rx_tb at uart_rx_tb.sv line 56
```

Figure 17 Transcript showing the data captured from channel port

6.5. Conclusion:

The successful implementation of a Universal Asynchronous Receiver Transmitter (UART) in SystemVerilog demonstrates the practical application of digital design principles in enabling serial communication between hardware components. The design accurately models the key functionalities of UART, including configurable baud rate generation, data framing with start and stop bits, and reliable transmission and reception of serial data [15]. By leveraging the modular and concurrent capabilities of SystemVerilog, the UART module was structured in a clear and scalable manner, enabling efficient simulation and verification. The functionality was verified using a dedicated testbench that validated correct data transmission, reception, and error handling under various scenarios. This UART design can be integrated into larger SoC (System-on-Chip) or communication projects, making it a fundamental component for interfacing processors, memory, and peripherals over serial channels [20]. The project enhances understanding of timing synchronization, protocol handling, and hardware-level data communication, reinforcing the importance of UART in embedded and digital systems.



Chapter 7

FIFO (First In First Out)

7.1 Introduction:

In digital systems, First-In, First-Out (FIFO) is a widely used data buffering technique that follows the queue principle where the first data element entered is the first to be removed. FIFOs are crucial in scenarios where data needs to be temporarily stored and transmitted between modules operating at different speeds or clock domains, ensuring smooth data flow without loss or overlap. [12]

A FIFO buffer operates using two primary pointers: the write pointer, which indicates where new data is to be written, and the read pointer, which shows where data is to be read. The logic ensures that data is read in the exact order in which it was written, maintaining temporal integrity. FIFOs are implemented in hardware using registers or memory arrays along with control logic, and are commonly used in applications such as communication systems, data acquisition, and image processing pipelines.

In the context of this project, a FIFO module plays a vital role in managing data flow efficiently between subsystems. Its design, verification, and integration are essential steps to ensure reliable and synchronized operation within the overall system architecture.



7.2 UART FIFO Simulation:




Figure 18 UART FIFO Waveforms

```
# Loading work.fifo_uart_tb
# Loading work.fifo
# [TBs] ---Test PASSED: data_out = alb2c3d4, expected = alb2c3d4
# [TBs] ---Test PASSED: data_out = 11223344, expected = 11223344
# [TBs] ---Test PASSED: data_out = 55667788, expected = 55667788
# ** Note: $stop : fifo_uart_tb.sv(95)
# Time: 255 ps Iteration: 1 Instance: /fifo_uart_tb
```

Figure 19 UART FIFO Transcript View



7.3 I2C FIFO Simulation:




Figure 20 I2C FIFO Waveforms

```
# Loading work.fifo
# [TBs] ---Test PASSED: data_out = alb2c3d4, expected = alb2c3d4
# [TBs] ---Test PASSED: data_out = 11223344, expected = 11223344
# [TBs] ---Test PASSED: data_out = 55667788, expected = 55667788
```

Figure 21 I2C FIFO Transcript View



7.4 Conclusion:

The implementation of the FIFO (First-In, First-Out) buffer in this project has proven to be an effective solution for managing data flow between different components of a digital system, especially when operating across varying clock domains or data rates. The FIFO design ensures orderly and lossless data transfer by maintaining the sequence of input and output operations. Developed using SystemVerilog, the FIFO module incorporates essential features such as configurable depth, full and empty flag detection, and synchronized read/write control logic. The simulation results confirm that the FIFO behaves correctly under normal and boundary conditions, handling data buffering and flow control with precision [13]. This design not only meets the functional requirements but also demonstrates good modularity and scalability, making it suitable for integration into more complex systems like communication interfaces, image processing pipelines, or SoC architectures. Overall, the FIFO buffer plays a critical role in ensuring efficient and reliable data handling within the digital system designed in this project.



Chapter 8

I2C (Inter-Integrated Circuit)

8.1 Introduction:

Inter-Integrated Circuit (I²C) is a widely used serial communication protocol that enables efficient data exchange between multiple integrated circuits over just two wires: Serial Data (SDA) and Serial Clock (SCL). Designed by Philips (now NXP), I²C supports multi-master and multi-slave communication, making it ideal for embedded systems where several peripherals need to communicate with a microcontroller. In this project, the I²C protocol has been implemented using SystemVerilog, providing a hardware description of the I²C master and/or slave behavior [8]. The design includes key features such as start and stop condition generation, address recognition, data transfer synchronization, and acknowledgment handling. Special attention is given to the timing and state transitions required by the I²C standard to ensure reliable communication. SystemVerilog, with its rich set of modeling and simulation capabilities, offers a robust environment for designing and verifying the I²C controller. This implementation serves as a core communication module that can be integrated into larger digital systems requiring low-speed, short-distance serial data transfer, such as sensor interfacing, EEPROM communication, or configuration of peripheral devices.

8.2 Components of I²C (Single Master-Slave Configuration)

The I²C protocol implemented in this project follows a basic architecture with a single master and single slave operating at the lowest standard I²C speed, typically 100 kHz. Due to this simplicity, the design is easy to understand and ideal for educational and low-complexity communication purposes. The major components of this design are described below [5].

8.2.1 I²C Master Controller:

The I²C Master Controller is the central unit responsible for initiating and managing the entire communication process. It generates the start and stop conditions required to frame each I²C transaction. The master sends the 7-bit address of the slave device along with a read/write control bit, followed by one or more data bytes. It also monitors the acknowledgment (ACK) bit sent by the slave



after each byte to ensure successful communication. Additionally, the master generates the clock signal (SCL), which is shared with the slave to synchronize data transmission.

8.2.2 I²C Slave Device:

The I²C Slave Device, implemented in its most basic form, passively listens for communication initiated by the master. It compares the received address with its own and responds with an acknowledgment if there is a match. Depending on the operation specified (read or write), the slave either receives data from the master or sends data back to it. The slave also includes control logic to manage the SDA line properly during data and acknowledgment phases, ensuring open-drain compliance and collision-free communication.

8.2.3 SDA and SCL Lines:

The SDA (Serial Data) Line Control Logic ensures that data transfer between the master and slave occurs on a single shared line. Since I²C uses open-drain signaling, the SDA line must be managed in such a way that only one device drives it at a time while the other remains in a high-impedance state. This logic guarantees correct timing, proper arbitration (if needed), and data integrity during transmission.

The SCL (Serial Clock) Generator is part of the master controller and is responsible for producing the timing signal required to coordinate bit-level communication over the SDA line. Operating at a low frequency, the clock ensures that data bits are sampled at the correct times, following the I²C standard's timing constraints for setup and hold durations.

8.2.4 Top Module Wrapper:

Lastly, both the master and slave operate using a Finite State Machine (FSM) that governs the protocol flow. The master's FSM transitions through states such as idle, start, address, data, acknowledgment, and stop. Similarly, the slave's FSM is designed to detect the start condition, match its address, send or receive data accordingly, and respond with acknowledgments. These FSMs ensure that each step of the I²C communication protocol is executed correctly and reliably.



8.3 I2C Protocol Frame Format:




Figure 22 I2C Timing Diagram

8.4 I2C Simulation:




Figure 23 I2C Top Module Simulation



Figure 24 I2C Top Module Transcript View

8.5 Conclusion:

The implementation of the I²C protocol in SystemVerilog has provided a practical understanding of serial communication between digital devices using a simple and efficient interface. This project focused on designing a basic I²C system with a single master and single slave configuration operating at the lowest standard speed, making it ideal for applications requiring low data rates and minimal complexity. Through this design, core functionalities such as start/stop condition generation, address transmission, data transfer, acknowledgment handling, and clock synchronization were successfully achieved. The use of SystemVerilog enabled a clear and modular hardware description, allowing for precise control over timing and state transitions in accordance with the I²C standard. The developed I²C module serves as a foundational component that can be expanded in the future to support more advanced features such as multi-master communication, higher data rates (Fast Mode or High-Speed Mode), and more robust error handling. Overall, the project demonstrates the effectiveness of I²C as a reliable communication protocol for short-distance, low-speed digital communication, and reinforces the importance of protocol-level understanding in digital design.



Chapter 9

Applications

9.1 Introduction:

The development of embedded systems has become integral to the evolution of numerous industries, enabling real-time data processing and communication across various devices and platforms. This project explores the design and implementation of a RISC-V processor-based system that communicates through UART and I2C interfaces, offering a robust framework for handling data in embedded applications [14], [18]. By integrating these communication protocols with data processing capabilities, this system is poised to support a wide array of practical applications in diverse fields.

The applications of such a system span across critical domains, including Industrial Automation, IoT Devices, Medical Devices, Automated Test Equipment, and Wearable Devices. Each of these areas benefits from the system's ability to receive sensor data, process it efficiently, and provide meaningful output, whether in the form of control signals, user feedback, or remote communication.

The modular design of the system, featuring UART for input, a RISC-V processor for computation, FIFO buffers for managing data flows, and I2C for output, provides a flexible and scalable solution that can be adapted to meet the specific requirements of each application. The following sections will detail the implementation of the system in these diverse application areas, illustrating its versatility and potential for real-world impact.

9.2 Embedded Systems in Industrial Automation:

9.2.1 Application Overview:

Industrial automation systems are pivotal in modern manufacturing environments, where they are used to control machinery and monitor various sensor parameters such as temperature, pressure, and motor speeds. These systems collect data from sensors and use it to optimize machine performance, minimize downtime, and ensure operational safety.



9.2.2 System Application:

- 1. **UART for Sensor Data Input**: Industrial machinery typically uses UART communication for receiving data from external sensors, such as temperature or vibration sensors. UART is ideal for industrial settings due to its simplicity and reliability over long-distance serial communication.
- 2. **RISC-V Processor for Data Processing**: The RISC-V processor processes the data received from the UART interface. For instance, temperature readings can be analyzed to check for any dangerous levels, triggering appropriate actions if thresholds are exceeded.
- 3. **I2C for Output Control**: Processed data is subsequently transmitted via I2C to control actuators, display systems, or other devices in the system. I2C is well-suited for controlling small devices such as motor controllers or status displays, given its efficiency and multi-device communication capabilities.
- 4. **FIFO for Buffering**: FIFO buffers ensure smooth data transfer between different stages of the system. In industrial applications, this buffering mechanism helps manage continuous sensor data streams and ensures no data is lost or delayed.

The system's modular design incorporating UART for input, the RISC-V processor for computation, FIFO buffers for data handling, and I2C for output—makes it an ideal solution for embedded systems in industrial automation. The system can efficiently monitor machinery, process real-time data, and trigger control actions, thereby enhancing both efficiency and safety in industrial settings [20].

9.3 IoT (Internet of Things) Devices:

9.3.1 Application Overview:

IoT devices are small, low-power systems designed to collect and communicate data with other devices or the cloud. These devices are widely used in applications such as smart home systems, environmental monitoring, and health tracking.

9.3.2 System Application:

1. **UART for Communication with Sensors**: IoT devices often rely on UART to communicate with external sensors. For example, a weather station might use UART to collect data from



- temperature, humidity, or air quality sensors. The data received via UART is forwarded to the RISC-V processor for processing.
- RISC-V Processor for Data Computation: The RISC-V processor analyzes the sensor data, performing calculations or transformations such as determining average values, detecting irregularities, or generating alerts based on sensor readings.
- 3. **I2C for External Communication**: After processing, the results can be transmitted via I2C to an output device, such as a display, or sent to a cloud gateway for further analysis or user notifications. I2C's efficiency in managing multiple devices makes it well-suited for communication within IoT networks.
- 4. **FIFO for Buffering**: FIFO buffers manage the continuous stream of incoming sensor data, ensuring smooth data flow and preventing delays or data loss. This is crucial in IoT systems that must process large amounts of real-time data.

The system's efficient handling of data through UART, processing via the RISC-V processor, and output via I2C is highly suited for IoT devices. The modularity and low power consumption make it an ideal solution for embedded IoT applications, where communication with multiple sensors and devices is required in real-time.

9.4 Medical Devices:

9.4.1 Application Overview:

Medical devices such as ECG machines, blood glucose meters, and pulse oximeters rely on real-time data processing to monitor vital health parameters. These devices must provide accurate, reliable results, often under time-sensitive conditions. [6]

9.4.2 System Application:

 UART for Sensor Data Reception: Medical devices commonly use UART to receive data from sensors, such as ECG electrodes or glucose meters. The UART interface allows the system to easily receive serial data from these sensors.



- RISC-V Processor for Data Analysis: The RISC-V processor processes the received sensor data, performing tasks such as filtering ECG signals, calculating heart rate, or determining glucose levels from raw measurements.
- 3. I2C for Output (Display/Peripheral Communication): Processed data is transmitted to an I2C-connected display or transmitted to external devices for further analysis. In medical applications, this could involve showing real-time results on a display for healthcare providers or transmitting data to a central monitoring system.
- 4. **FIFO for Data Buffering**: FIFO buffers handle incoming data streams from sensors, ensuring that the system can process data in real-time without loss. This is particularly important in continuous monitoring systems like ECG machines, where data integrity and timing are critical.

The ability to receive, process, and display or transmit medical data in real-time is crucial in medical devices. The system's architecture utilizing UART for data input, the RISC-V processor for computation, FIFO buffers for managing data flow, and I2C for communication ensures efficient, timely processing of critical health data, contributing to patient safety and accurate monitoring.

9.5 Automated Test Equipment:

9.5.1 Application Overview:

Automated test equipment (ATE) is used in a variety of industries to test and verify the functionality of components and systems. These systems require precise data acquisition, analysis, and output to ensure the devices under test (DUTs) are functioning as expected.

9.5.2 System Application:

- UART for Test Equipment Communication: ATE systems typically use UART to communicate with DUTs. The UART module receives test data or measurement results from the DUTs, which are then passed to the RISC-V processor for analysis.
- RISC-V Processor for Data Processing: The processor performs necessary calculations on the data received from the DUTs, such as measuring voltage, current, or resistance values. This allows for precise and accurate testing of components in various scenarios.



- 3. **I2C for Test Results Output**: After processing, the results are sent to an I2C-connected display or logging system. I2C is ideal for this purpose, as it allows easy communication with multiple devices such as display screens or external data storage devices.
- 4. FIFO for Data Buffering: FIFO buffers facilitate the smooth handling of large amounts of incoming test data. This is particularly important in environments where multiple devices are being tested simultaneously, ensuring no data is lost and that the system can keep up with high-throughput data streams.

Automated test equipment requires fast, efficient handling of data to ensure the accuracy and speed of the testing process. The modular design, featuring UART for input, the RISC-V processor for analysis, FIFO for data management, and I2C for output, is well-suited for ATE applications where precise, real-time data processing is crucial for verifying the functionality of components and systems.

9.6 Wearable Devices:

9.6.1 Application Overview:

Wearable devices, such as fitness trackers, smartwatches, and health monitors, collect and process data related to the user's health and activity. These devices are designed to be compact and power-efficient while providing real-time feedback to users.

9.6.2 System Application:

- 1. **UART for Sensor Input**: Wearable devices often rely on UART for communication with various sensors, such as accelerometers or heart rate monitors. These sensors send data to the processing unit, where it is analyzed to determine metrics like steps taken or heart rate.
- 2. **RISC-V Processor for Real-Time Processing**: The RISC-V processor processes the sensor data in real-time, performing computations like calculating steps taken from accelerometer data or monitoring the user's heart rate for abnormalities.
- 3. **I2C for Output to Display**: The processed data is then sent to an I2C-connected display, such as an OLED or LCD screen, where users can view their health statistics. Additionally, the processed data can be sent via I2C to other devices for logging or further analysis.



4. **FIFO for Data Buffering**: FIFO buffers help manage the data received from sensors, ensuring smooth and uninterrupted processing. This is especially important in wearable devices that need to handle continuous data streams, such as tracking movement or heart rate.

The design utilizing UART for sensor input, the RISC-V processor for computation, FIFO buffers for managing data flow, and I2C for output—ensures that these devices can collect, process, and display user data efficiently, while maintaining low power consumption, making it an ideal solution for wearable applications.

9.7 Conclusion:

The applications described—Industrial Automation, IoT Devices, Medical Devices, Automated Test Equipment, and Wearable Devices—demonstrate the versatility of the system. The architecture, which integrates UART for input, the RISC-V processor for data processing, FIFO buffers for efficient data management, and I2C for output, is adaptable across various real-world domains. These applications highlight the practicality and utility of the system in handling real-time data processing and communication, ensuring its relevance in numerous industries requiring embedded data solutions.



References

- [1] S L Harris and D M Harris, Digital Design and Computer Architecture, RISC-V ed., United States of America: Elsevier. Accessed: Jan. 23, 2023. [Online].
- [2] J. Bhasker, "A Verilog HDL Primer," Star Galaxy Publishing, 2005.
- [3] P. Flake, "SystemVerilog for Verification: A Guide to Learning the Testbench Language Features," Springer, 2008.
- [4] K. Agarwal and S. Singh, "SystemVerilog for Verification: A Guide to Component Design and Verification with SystemVerilog," Springer, 2011.
- [5] P. Wilson and A. Wajs, "Advanced System Verilog Assertions," Springer, 2013.
- [6] R. Chaboyer, "SystemVerilog Assertions and Constraints," Springer, 2016
- [7] K. Morris and J. Rowson, "Evaluating Single Cycle Implementations of Superscalar and VLIW Processors," in Proceedings of the 36th International Symposium on Computer Architecture (ISCA '09), pp. 105-116, 2009.
- [8] P. P. Pande and K. Roy, "A Single Cycle MIPS Processor with Pipelined Data Paths," in Proceedings of the 11th ACM Great Lakes Symposium on VLSI (GLSVLSI '01), pp. 73-78, 2001.
- [9] J. Hennessy and D. Patterson, "Computer Architecture: A Quantitative Approach," 5th edition, Morgan Kaufmann Publishers Inc., 2011.
- [10] P. P. Chu, FPGA Prototyping by Verilog Examples: Xilinx Spartan-3 Version. Hoboken, NJ, USA: Wiley-Interscience, 2008.
- [11] L. Poli, S. Saha, X. Zhai, and K. D. Maier, "Design and Implementation of a RISC V Processor on FPGA," 2021 17th International Conference on Mobility, Sensing and Networking (MSN), Exeter, United Kingdom, 2021.
- [12] J. Chen and S. Huang, "Analysis and Comparison of UART, SPI and I2C," 2023 IEEE 2nd International Conference on Electrical Engineering, Big Data and Algorithms (EEBDA), Changchun, China, 2023.
- [13] J. -Y. Lai, C. -A. Chen, S. -L. Chen, and C. -Y. Su, "Implement 32-bit RISC-V Architecture Processor using Verilog HDL," 2021 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS), Hualien City, Taiwan.



- [14] F. Hussain and S. Sarkar, "Design and FPGA Implementation of Five Stage Pipelined RISC-V Processor," 2024 IEEE 9th International Conference for Convergence in Technology (I2CT), Pune, India.
- [15] A. K. Gupta, A. Raman, N. Kumar, and R. Ranjan, "Design and Implementation of High-Speed Universal Asynchronous Receiver and Transmitter (UART)," 2020.
- [16] E. Cui, T. Li, and Q. Wei, "RISC-V Instruction Set Architecture Extensions: A Survey," IEEE Access, vol. 11, pp. 24696–24711, 2023.
- [17] B. K. Dakua, M. S. Hossain, and F. Ahmed, "Design and Implementation of UART Serial Communication Module Based on FPGA," International Conference on Materials, Electronics & Information Engineering (ICMEIE-2019).
- [18] K. Dennis, G. Borriello, M. Gahlinger, and J. Montrym, "Single cycle RISC-V micro architecture processor and its FPGA prototype," 2017 7th International Symposium on Embedded Computing and System Design (ISED), pp. 1–5.
- [19] Z. Du, Y. Liu, C. Qiu, and X. Zhang, "Verilog implementation of configurable UART module," Proc. SPIE 12597, Second International Conference on Statistics, Applied Mathematics, and Computing Science (CSAMCS 2022), 2023.
- [20] S. L. Harris and D. M. Harris, Digital Design and Computer Architecture, RISC-V ed. United States of America: Elsevier, 2021.
- [21] S. Qi, S. Jin, Y. Xu, and Y. Dai, "A five-stage pipeline processor using the RISC-V instruction set architecture designed by System Verilog," 2022.
- [22] "Analysis and Comparison of Asynchronous FIFO and Synchronous FIFO," 2023 IEEE 2nd International Conference on Electrical Engineering, Big Data and Algorithms (EEBDA), 2023.
- [23] N. RS, S. S., S. M. A., S. P. M., and M. C., "Implementation Of I2C Protocol With Adaptive Baud Rate Using Verilog," 2024 7th International Conference on Devices, Circuits and Systems (ICDCS), Coimbatore, India, 2024.
- [24] C. Huang and S. Yang, "A mini I2C bus interface circuit design and its VLSI implementation," J. Supercomput., vol. 80, pp. 23794–23814, 2024.
- [25] H. Wang and P. Qiao, "Design of IIC Interface Controller based on FPGA," 2024 9th International Conference on Electronic Technology and Information Science (ICETIS), Hangzhou, China, 2024.



Appendix

Appendix A: SystemVerilog Codebase for RISC-V Single-Cycle Processor

This appendix includes the SystemVerilog source files and testbenches used in the design and simulation of a RISC-V single-cycle processor. Each subsection corresponds to a specific module or component.

A.1 Adder Module module adder(input [31:0] a, b, output [31:0] y); assign y = a + b;endmodule module adder tb ; logic [31-0:0] a ,b,c; adder dut(.a(a),.b(b),.y(c)); initial begin // Initialize Inputs a = 0;b = 0;// Apply test vectors #10 a = 32'h00000001; b = 32'h00000001; #10 a = 32'hffffffff; b = 32'h00000001; #10 a = 32'h12345678; b =32'h87654321; #10 a = 32'hA5A5A5A5; b =32'h5A5A5A5A; #10 a = 32'h0000FFFF; b =32'hFFFF0000; #10 \$stop; // End the simulation end initial begin \$monitor("At time %t, a = %h, b = h, y = h'', stime, a, b, y;

endmodule

A.2 ALU Module

```
module alu(input logic [31:0] a, b,
           input logic [2:0]
alucontrol,
           output logic [31:0] result,
           output logic
  logic [31:0] condinvb, sum;
                                //
  logic
               v;
overflow
  logic
               isAddSub;
                                // true
when is add or subtract operation
  assign condinvb = alucontrol[0] ? ~b
: b;
  assign sum = a + condinvb +
alucontrol[0];
  assign isAddSub = ~alucontrol[2] &
~alucontrol[1] |
                    ~alucontrol[1] &
alucontrol[0];
  always comb
    case (alucontrol)
                                      //
      3'b000: result = sum;
add
      3'b001: result = sum;
                                      //
subtract
      3'b010:
               result = a & b;
and
      3'b011: result = a | b;
                                      //
or
      3'b100:
               result = a ^ b;
xor
      3'b101:
               result = sum[31] ^ v; //
slt
      3'b110:
               result = a << b[4:0]; //
sll
      3'b111: result = a \gg b[4:0]; //
srl
      default: result = 32'bx;
    endcase
  assign zero = (result == 32'b0);
  assign v = ~(alucontrol[0] ^ a[31] ^
b[31]) & (a[31] ^ sum[31]) & isAddSub;
endmodule
```



```
module alu tb;
                                                  // Test vector 8: SRL (Shift Right
                                              Logical)
                                                  #10 a = 32'h00000010; b =
  // Inputs
  logic [31:0] a;
                                              32'h00000002; alucontrol = 3'b111;
  logic [31:0] b;
  logic [2:0] alucontrol;
                                                  // Test vector 9: Zero result
                                                  #10 a = 32'h00000002; b =
  // Outputs
                                              32'h00000002; alucontrol = 3'b001; //
  logic [31:0] result;
                                              Subtract result is zero
  logic zero;
                                                  #10 $stop; // End the simulation
  // Instantiate the ALU module
                                                end
  alu uut (
    .a(a),
                                                initial begin
   .b(b),
                                                  $monitor("At time %t, a = %h, b =
   .alucontrol(alucontrol),
                                              %h, alucontrol = %b, result = %h, zero
   .result(result),
                                              = %b", $time, a, b, alucontrol, result,
   .zero(zero)
                                              zero);
  );
                                                end
  initial begin
                                              endmodule
   // Initialize Inputs
    a = 0;
                                              A.3 ALU Decoder Module
   b = 0;
    alucontrol = 0;
                                              module aludec(input logic opb5,
                                                            input logic [2:0]
    // Test vector 1: Add
                                              funct3,
    #10 a = 32'h00000005; b =
                                                            input logic
32'h00000003; alucontrol = 3'b000;
                                              funct7b5,
                                                            input logic [1:0] ALUOp,
    // Test vector 2: Subtract
                                                            output logic [2:0]
    #10 a = 32'h00000008; b =
                                              ALUControl);
32'h00000003; alucontrol = 3'b001;
                                                logic RtypeSub;
    // Test vector 3: AND
                                                assign RtypeSub = funct7b5 & opb5;
    #10 a = 32'hFFFFFFF; b =
                                              // TRUE for R-type subtract instruction
32'h0F0F0F0F; alucontrol = 3'b010;
                                                always comb
    // Test vector 4: OR
                                                  case (ALUOp)
    #10 a = 32'hAAAAAAA; b =
                                                    2'b00:
                                                                          ALUControl
32'h55555555; alucontrol = 3'b011;
                                              = 3'b000; // addition
                                                    2'b01:
                                                                          ALUControl
    // Test vector 5: XOR
                                              = 3'b001; // subtraction
    #10 a = 32'h12345678; b =
                                                    default: case(funct3) // R-type
32'h87654321; alucontrol = 3'b100;
                                              or I-type ALU
                                                               3'b000: if (RtypeSub)
    // Test vector 6: SLT (Set Less
                                                                          ALUControl
Than)
                                              = 3'b001; // sub
    #10 a = 32'h00000001; b =
                                                                        else
32'h00000002; alucontrol = 3'b101;
                                                                          ALUControl
                                              = 3'b000; // add, addi
    // Test vector 7: SLL (Shift Left
                                                               3'b010:
                                                                          ALUControl
Logical)
                                              = 3'b101; // slt, slti
    #10 a = 32'h00000001; b =
                                                               3'b110:
                                                                          ALUControl
32'h00000004; alucontrol = 3'b110;
                                              = 3'b011; // or, ori
```



```
3'b111:
                             ALUControl
                                                    // Test vector 6: I-type ADDI
                                                (ALUOp = 2'b00)
= 3'b010; // and, andi
                  default:
                                                    #10 \text{ opb5} = 0; \text{ funct3} = 3'b000;
                             ALUControl
= 3'bxxx; // ???
                                                funct7b5 = 0; ALUOp = 2'b00;
               endcase
    endcase
                                                    // Test vector 7: I-type SUBTRACT
endmodule
                                                (ALUOp = 2'b01)
                                                    #10 opb5 = 0; funct3 = 3'b000;
                                                funct7b5 = 0; ALUOp = 2'b01;
module aludec tb;
                                                    // End simulation
                                                    #10 $stop;
  // Inputs
                                                  end
  logic opb5;
  logic [2:0] funct3;
                                                  initial begin
  logic funct7b5;
                                                    $monitor("At time %t, opb5 = %b,
  logic [1:0] ALUOp;
                                                funct3 = %b, funct7b5 = %b, ALUOp = %b,
                                                ALUControl = %b", $time, opb5, funct3,
  // Outputs
                                                funct7b5, ALUOp, ALUControl);
  logic [2:0] ALUControl;
                                                  end
  // Instantiate the ALU Decoder module
                                                endmodule
  aludec uut (
    .opb5(opb5),
                                                A.4 Controller Module
    .funct3(funct3),
                                                `include "maindec.sv"
    .funct7b5(funct7b5),
                                                `include "aludec.sv"
    .ALUOp (ALUOp),
    .ALUControl (ALUControl)
                                                module controller(input logic [6:0]
  );
                                                op,
                                                                   input logic [2:0]
  initial begin
                                                funct3,
    // Test vector 1: R-type ADD (ALUOp
                                                                   input logic
= 2'b10, funct3 = 3'b000, funct7b5 = 0)
                                                funct7b5,
    #10 opb5 = 0; funct3 = 3'b000;
                                                                   input logic
funct7b5 = 0; ALUOp = 2'b10;
                                                Zero,
                                                                   output logic [1:0]
    // Test vector 2: R-type SUB (ALUOp
                                                ResultSrc,
= 2'b10, funct3 = 3'b000, funct7b5 = 1)
                                                                   output logic
    #10 \text{ opb5} = 1; \text{ funct3} = 3'b000;
                                                MemWrite,
funct7b5 = 1; ALUOp = 2'b10;
                                                                   output logic
                                                PCSrc, ALUSrc,
    // Test vector 3: R-type SLT (ALUOp
                                                                   output logic
= 2'b10, funct3 = 3'b010, funct7b5 = 0)
                                                RegWrite, Jump,
    #10 opb5 = 0; funct3 = 3'b010;
                                                                   output logic [1:0]
funct7b5 = 0; ALUOp = 2'b10;
                                                ImmSrc,
                                                                   output logic [2:0]
    // Test vector 4: R-type OR (ALUOp
                                                ALUControl);
= 2'b10, funct3 = 3'b110, funct7b5 = 0)
    #10 \text{ opb5} = 0; \text{ funct3} = 3'b110;
                                                  logic [1:0] ALUOp;
funct7b5 = 0; ALUOp = 2'b10;
                                                  logic
                                                              Branch;
    // Test vector 5: R-type AND (ALUOp
                                                  maindec md(op, ResultSrc, MemWrite,
= 2'b10, funct3 = 3'b111, funct7b5 = 0)
                                                Branch,
    #10 opb5 = 0; funct3 = 3'b111;
                                                             ALUSrc, RegWrite, Jump,
funct7b5 = 0; ALUOp = 2'b10;
                                                ImmSrc, ALUOp);
```



```
aludec ad(op[5], funct3, funct7b5,
                                                         rf(clk, RegWrite,
                                                regfile
                                              Instr[19:15], Instr[24:20],
ALUOp, ALUControl);
                                                                Instr[11:7], Result,
  assign PCSrc = Branch & Zero | Jump;
                                              SrcA, WriteData);
endmodule
                                                extend
                                                            ext(Instr[31:7], ImmSrc,
                                              ImmExt);
A.5 Datapath Module
                                                // ALU logic
                                                mux2 #(32) srcbmux(WriteData,
`include "flopr.sv"
                                              ImmExt, ALUSrc, SrcB);
`include "adder.sv"
                                                            alu(SrcA, SrcB,
`include "mux2.sv"
                                              ALUControl, ALUResult, Zero);
`include "mux3.sv"
                                                mux3 #(32) resultmux(ALUResult,
`include "regfile.sv"
                                              ReadData, PCPlus4, ResultSrc, Result);
`include "extend.sv"
`include "alu.sv"
                                              endmodule
module datapath(input logic
clk, reset,
                                              A.6 Data Memory Module
                input logic [1:0]
ResultSrc,
                input
                      logic
PCSrc, ALUSrc,
                                              module dmem(input logic
                                                                               clk.
                input
                       logic
                                              we,
RegWrite,
                                                           input logic [31:0] a, wd,
                input logic [1:0]
                                                           output logic [31:0] rd);
ImmSrc,
                input logic [2:0]
                                               logic [31:0] RAM[63:0];
ALUControl,
                output logic
                                                assign rd = RAM[a[31:2]]; // word
                                              aligned
Zero,
                output logic [31:0] PC,
                input logic [31:0]
                                                always ff @(posedge clk)
                                                   if (we) RAM[a[31:2]] <= wd;</pre>
Instr,
                output logic [31:0]
ALUResult, WriteData,
                input logic [31:0]
ReadData);
                                               // initial begin
                                                         mem[28] = 32'h00000020;
                                                  //
  logic [31:0] PCNext, PCPlus4,
                                                  //
                                                         mem[40] = 32'h00000002;
                                                  // end
PCTarget;
  logic [31:0] ImmExt;
  logic [31:0] SrcA, SrcB;
  logic [31:0] Result;
                                              endmodule
  // next PC logic
  flopr #(32) pcreg(clk, reset, PCNext,
                                             module dmem tb;
PC);
  adder
              pcadd4 (PC, 32'd4,
                                                // Inputs
PCPlus4);
                                                bit clk;
  adder
              pcaddbranch(PC, ImmExt,
                                                logic we;
PCTarget);
                                                logic [31:0] a;
  mux2 #(32) pcmux(PCPlus4, PCTarget,
                                                logic [31:0] wd;
PCSrc, PCNext);
                                                 // Outputs
  // register file logic
                                                logic [31:0] rd;
```



```
// Instantiate the Data Memory module
                                                   case(immsrc)
  dmem uut (
                                                               // I-type
                                                     2'b00:
    .clk(clk),
                                                              immext =
                                               {{20{instr[31]}}, instr[31:20]};
    .we(we),
                                                              // S-type (stores)
    .a(a),
                                                     2'b01:
                                                              immext =
    .wd(wd),
                                               {{20{instr[31]}}, instr[31:25],
    .rd(rd)
  );
                                               instr[11:7]};
                                                               // B-type (branches)
  // Clock generation
                                                     2'b10:
                                                              immext =
  always #5 clk = ~clk;
                                               {{20{instr[31]}}, instr[7],
                                               instr[30:25], instr[11:8], 1'b0};
  initial begin
                                                               // J-type (jal)
    // Initialize Inputs
                                                     2'b11:
                                                              immext =
    clk = 0;
                                               {{12{instr[31]}}, instr[19:12],
    we = 0;
                                               instr[20], instr[30:21], 1'b0};
    a = 0;
                                                     default: immext = 32'bx; //
    wd = 0;
                                               undefined
                                                   endcase
    // Load initial memory content from
                                               endmodule
hex file
    $readmemh("riscvtest.hex",
                                               module extend tb;
uut.RAM);
    // Test Write and Read Operations
                                                 // Inputs
    #10 we = 1; a = 32'h00000010; wd =
                                                 logic [31:7] instr;
32'hDEADBEEF; // Write to address 0x10
                                                 logic [1:0] immsrc;
    #10 \text{ we} = 0; a = 32'h00000010;
// Read from address 0x10
                                                 // Outputs
                                                 logic [31:0] immext;
    #10 we = 1; a = 32'h00000014; wd =
32'hCAFEBABE; // Write to address 0x14
                                                 // Instantiate the Extend module
    #10 \text{ we} = 0; a = 32'h00000014;
                                                 extend uut (
// Read from address 0x14
                                                   .instr(instr),
                                                   .immsrc(immsrc),
    #10 $stop; // End simulation
                                                   .immext(immext)
  end
                                                 );
  initial begin
                                                 initial begin
    $monitor("At time %t, clk = %b, we
                                                   // Initialize Inputs
= %b, a = %h, wd = %h, rd = %h", $time,
                                                   instr = 0;
clk, we, a, wd, rd);
                                                   immsrc = 0;
  end
                                                   // Test vector 1: I-type
endmodule
                                               instruction (e.g., addi)
                                                   #10 instr = 25'h00FFF; immsrc =
                                               2'b00;
A.7 Immediate Extender Module
                                                   // Test vector 2: S-type
module extend(input logic [31:7]
                                               instruction (e.g., sw)
instr,
                                                   #10 instr = 25'h1F123; immsrc =
              input logic [1:0]
immsrc,
              output logic [31:0]
                                                   // Test vector 3: B-type
immext);
                                               instruction (e.g., beq)
  always_comb
```



```
#10 instr = 25'h0FFFE; immsrc =
2'b10;
                                                 // Clock generation
                                                 always #5 clk = ~clk;
    // Test vector 4: J-type
instruction (e.g., jal)
                                                 initial begin
    #10 instr = 25'h07F45; immsrc =
                                                   // Initialize Inputs
2'b11;
                                                   clk = 0;
                                                   reset = 0;
    // End simulation
                                                   d = 0;
    #10 $stop;
                                                   // Test vector 1: Apply reset
  end
                                                   #10 reset = 1; d = 8'b10101010;
  initial begin
                                                   #10 reset = 0;
   $monitor("At time %t, instr = %h,
immsrc = %b, immext = %h", $time,
                                                   // Test vector 2: Normal operation
instr, immsrc, immext);
                                                   #10 d = 8'b11001100;
  end
                                                   #10 d = 8'b11110000;
endmodule
                                                   // Test vector 3: Apply reset again
                                                   #10 reset = 1;
                                                   #10 reset = 0;
A.8 Flip-Flop Register (flopr)
                                                   // Test vector 4: Normal operation
module flopr #(parameter WIDTH = 8)
                                               again
              (input logic
                                                   #10 d = 8'b00001111;
clk, reset,
               input logic [WIDTH-1:0]
                                                   // End simulation
d,
                                                   #10 $stop;
               output logic [WIDTH-1:0]
                                                 end
q);
                                                 initial begin
  always_ff @(posedge clk, posedge
                                                   $monitor("At time %t, clk = %b,
reset)
                                               reset = %b, d = %b, q = %b", $time,
    if (reset) q <= 0;
                                               clk, reset, d, q);
    else
               q <= d;
                                                 end
endmodule
                                               endmodule
module flopr tb;
                                               A.9 Instruction Memory Module
  // Parameters
  parameter WIDTH = 8;
                                               module imem(input logic [31:0] a,
  // Inputs
  logic clk;
                                                           output logic [31:0] rd);
  logic reset;
  logic [WIDTH-1:0] d;
                                                 logic [31:0] RAM[63:0];
  // Outputs
  logic [WIDTH-1:0] q;
                                                 assign rd = RAM[a[31:2]]; // word
                                               aligned
  // Instantiate the Flip-Flop module
  flopr #(WIDTH) uut (
                                                  initial begin
    .clk(clk),
                                                   //$readmemh("memfile.hex",mem);
    .reset(reset),
                                                  // $readmemh("riscvtest.txt",RAM);
                                                     $readmemh("riscvtest.hex",RAM);
    .d(d),
    .q(q)
  );
                                                  end
```



```
$display("Address: %h, Data: %h",
                                               a, rd);
  initial begin
   // mem[0] = 32'hFFC4A303; //FOR LW
                                                   a = 32'd12;
   // mem[1] = 32'h00832383; // FOR LW
                                                   #10;
   // mem[0] = 32'h0064A423; // FOR SW
                                                   $display("Address: %h, Data: %h",
   // mem[1] = 32'h00B62423; // FOR SW
                                               a, rd);
   // mem[0] = 32'h0062E233; // FOR R
                                                   // Test with another address to
Type
  // mem[1] = 32'h00B62423; // FOR R
                                               read data
                                                   a = 32'd16;
                                                   #10;
  end */
                                                   $display("Address: %h, Data: %h",
                                               a, rd);
endmodule
                                                   // End simulation
                                                   $finish;
                                                 end
module imem tb;
                                                 // Monitor changes in address and
  // Testbench signals
                                               data
  logic [31:0] a;
                                                 initial begin
  logic [31:0] rd;
                                                  $monitor("At time %t, Address: %h,
                                               Read Data: %h", $time, a, rd);
  // Instantiate the imem module
                                                 end
  imem dut (
    .a(a),
                                               endmodule
    .rd(rd)
  );
                                               A.10 Main Decoder Module
                                               module maindec(input logic [6:0] op,
  // Test procedure
                                                              output logic [1:0]
  initial begin
                                               ResultSrc,
    // Initialize the address signal
                                                              output logic
    a = 32'b0;
                                               MemWrite,
                                                              output logic
    // Wait for the memory to be
                                               Branch, ALUSrc,
initialized
                                                              output logic
    #10;
                                               RegWrite, Jump,
    $display("Testing memory
                                                              output logic [1:0]
reads...");
                                               ImmSrc,
                                                              output logic [1:0]
    // Apply different addresses and
                                               ALUOp);
check the read data
    a = 32'd0;
                                                 logic [10:0] controls;
    #10;
    $display("Address: %h, Data: %h",
                                                 assign {RegWrite, ImmSrc, ALUSrc,
                                               MemWrite,
                                                         ResultSrc, Branch, ALUOp,
    a = 32'd4; // Since the address is
                                               Jump} = controls;
word-aligned (4 bytes)
    #10;
                                                 always_comb
    $display("Address: %h, Data: %h",
                                                   case (op)
a, rd);
                                               RegWrite ImmSrc ALUSrc MemWrite ResultS
    a = 32'd8;
                                               rc Branch ALUOp Jump
```

#10;



```
7'b0000011: controls =
                                                   // Test for sw instruction (opcode
11'b1_00_1_0_01_0_00_0; // lw
                                              = 0100011)
      7'b0100011: controls =
                                                   op = 7'b0100011;
11'b0_01_1_1_00_0_00_0; // sw
7'b0110011: controls =
                                                   #10;
                                                   $display("Opcode: sw");
11'b1_xx_0_0_00_0_10_0; // R-type
                                                   $display("RegWrite: %b, ImmSrc: %b,
      7'b1100011: controls =
                                               ALUSrc: %b, MemWrite: %b, ResultSrc:
11'b0_10_0_0_00_1_01_0; // beq
                                               %b, Branch: %b, ALUOp: %b, Jump: %b",
      7'b0010011: controls =
                                                             RegWrite, ImmSrc, ALUSrc,
11'b1_00_1_0_00_0_10_0; // I-type ALU
                                               MemWrite, ResultSrc, Branch, ALUOp,
      7'b1101111: controls =
                                               Jump);
11'b1_11_0_0_10_0_00_1; // jal
      default:
                 controls =
                                                   // Test for R-type instruction
11'bx xx x x xx x xx x; // non-
                                               (opcode = 0110011)
implemented instruction
                                                   op = 7'b0110011;
    endcase
                                                   #10;
endmodule
                                                   $display("Opcode: R-type");
                                                   $display("RegWrite: %b, ImmSrc: %b,
module maindec tb;
                                               ALUSrc: %b, MemWrite: %b, ResultSrc:
                                               %b, Branch: %b, ALUOp: %b, Jump: %b",
  // Testbench signals
                                                             RegWrite, ImmSrc, ALUSrc,
  logic [6:0] op;
                                               MemWrite, ResultSrc, Branch, ALUOp,
  logic [1:0] ResultSrc;
                                               Jump);
  logic MemWrite;
                                                   // Test for beq instruction (opcode
  logic Branch, ALUSrc;
  logic RegWrite, Jump;
                                               = 1100011)
                                                   op = 7'b1100011;
  logic [1:0] ImmSrc;
  logic [1:0] ALUOp;
                                                   #10;
                                                   $display("Opcode: beq");
                                                   $display("RegWrite: %b, ImmSrc: %b,
  // Instantiate the maindec module
  maindec dut (
                                               ALUSrc: %b, MemWrite: %b, ResultSrc:
                                               %b, Branch: %b, ALUOp: %b, Jump: %b",
    .op(op),
                                                             RegWrite, ImmSrc, ALUSrc,
    .ResultSrc(ResultSrc),
                                               MemWrite, ResultSrc, Branch, ALUOp,
    .MemWrite (MemWrite),
    .Branch (Branch),
                                               Jump);
    .ALUSrc (ALUSrc),
    .RegWrite (RegWrite),
                                                   // Test for I-type ALU instruction
    .Jump (Jump),
                                               (opcode = 0010011)
                                                   op = 7'b0010011;
    .ImmSrc(ImmSrc),
    .ALUOp (ALUOp)
                                                   #10;
  );
                                                   $display("Opcode: I-type ALU");
                                                   $display("RegWrite: %b, ImmSrc: %b,
                                               ALUSrc: %b, MemWrite: %b, ResultSrc:
  // Test procedure
  initial begin
                                               %b, Branch: %b, ALUOp: %b, Jump: %b",
    // Test for lw instruction (opcode
                                                             RegWrite, ImmSrc, ALUSrc,
= 0000011)
                                               MemWrite, ResultSrc, Branch, ALUOp,
    op = 7'b0000011;
                                               Jump);
    #10;
    $display("Opcode: lw");
                                                   // Test for jal instruction (opcode
    $display("RegWrite: %b, ImmSrc: %b,
                                               = 1101111)
ALUSrc: %b, MemWrite: %b, ResultSrc:
                                                   op = 7'b1101111;
%b, Branch: %b, ALUOp: %b, Jump: %b",
                                                   #10;
              RegWrite, ImmSrc, ALUSrc,
                                                   $display("Opcode: jal");
MemWrite, ResultSrc, Branch, ALUOp,
                                                   $display("RegWrite: %b, ImmSrc: %b,
Jump);
                                               ALUSrc: %b, MemWrite: %b, ResultSrc:
                                               %b, Branch: %b, ALUOp: %b, Jump: %b",
```



```
d0 = 8'hAA;
                                                                 // Set d0 = 0xAA
              RegWrite, ImmSrc, ALUSrc,
                                                  d1 = 8'h55;
                                                                // Set d1 = 0x55
MemWrite, ResultSrc, Branch, ALUOp,
                                                  s = 0;
                                                                 // Select d0
Jump);
                                                  #10;
                                                  display("Test 1 - s = %b, y = %h)
    // Test for an unknown opcode
    op = 7'b11111111;
                                              (Expected: AA) ", s, y);
    #10;
    $display("Opcode: unknown");
                                                  // Test case 2: s = 1, d1 should be
    $display("RegWrite: %b, ImmSrc: %b,
                                              selected
                                                              // Select d1
ALUSrc: %b, MemWrite: %b, ResultSrc:
                                                 s = 1;
%b, Branch: %b, ALUOp: %b, Jump: %b",
                                                 #10;
             RegWrite, ImmSrc, ALUSrc,
                                                  display("Test 2 - s = %b, y = %h)
MemWrite, ResultSrc, Branch, ALUOp,
                                              (Expected: 55)", s, y);
Jump);
                                                  // Test case 3: Change d0 and d1
    // End the simulation
                                              values
    $finish;
                                                  d0 = 8'h0F;
                                                               // Set d0 = 0 \times 0 F
                                                  d1 = 8'hF0;
                                                                // Set d1 = 0xF0
  end
                                                  s = 0;
                                                                 // Select d0
endmodule
                                                  #10;
                                                  display("Test 3 - s = %b, v = %h)
A.11 Multiplexers (MUX2 & MUX3)
                                              (Expected: OF)", s, y);
module mux2 #(parameter WIDTH = 8)
                                                  // End the simulation
             (input logic [WIDTH-1:0]
                                                  $stop;
d0, d1,
                                                end
              input logic
s,
                                              endmodule
              output logic [WIDTH-1:0]
y);
                                              module mux3 #(parameter WIDTH = 8)
                                                           (input logic [WIDTH-1:0]
  assign y = s ? d1 : d0;
                                              d0, d1, d2,
endmodule
                                                            input logic [1:0]
                                              s,
                                                            output logic [WIDTH-1:0]
module mux2 tb;
                                              y);
  // Parameter for the testbench
                                                assign y = s[1] ? d2 : (s[0] ? d1 :
  parameter WIDTH = 8;
                                              d0);
                                              endmodule
  // Testbench signals
  logic [WIDTH-1:0] d0, d1;
                                              module mux3 tb;
  logic s;
  logic [WIDTH-1:0] y;
                                                // Parameter for the testbench
                                                parameter WIDTH = 8;
  // Instantiate the mux2 module
  mux2 #(WIDTH) dut (
                                                // Testbench signals
   .d0(d0),
                                                logic [WIDTH-1:0] d0, d1, d2;
   .d1(d1),
                                                logic [1:0] s;
   .s(s),
                                                logic [WIDTH-1:0] y;
    .y(y)
  );
                                                // Instantiate the mux3 module
                                                mux3 #(WIDTH) dut (
  // Test procedure
                                                 .d0(d0),
  initial begin
                                                  .d1(d1),
   // Test case 1: s = 0, d0 should be
                                                  .d2(d2),
selected
```



```
.s(s),
                                                always_ff @(posedge clk)
    .y(y)
                                                  if (we3) rf[a3] <= wd3;</pre>
  );
  // Test procedure
                                                assign rd1 = (a1 != 0) ? rf[a1] : 0;
  initial begin
                                                assign rd2 = (a2 != 0) ? rf[a2] : 0;
    // Initialize inputs
                                              endmodule
    d0 = 8'h11; // Set d0 = 0x11
                   // Set d1 = 0x22
    d1 = 8'h22;
                                              module regfile tb;
                   // Set d2 = 0x33
    d2 = 8'h33;
    s = 2'b00;
                   // Select d0
                                                // Testbench signals
                                                logic clk;
    // Test case 1: s = 00, d0 should
                                                logic we3;
be selected
                                                logic [4:0] a1, a2, a3;
    #10;
                                                logic [31:0] wd3;
    display("Test 1 - s = %b, y = %h)
                                                logic [31:0] rd1, rd2;
(Expected: 11) ", s, y);
                                                // Instantiate the regfile module
   // Test case 2: s = 01, d1 should
                                                regfile dut (
be selected
                                                  .clk(clk),
    s = 2'b01;
                 // Select d1
                                                  .we3(we3),
    #10;
                                                  .al(a1),
    display("Test 2 - s = %b, y = %h)
                                                  .a2(a2),
(Expected: 22)", s, y);
                                                  .a3(a3),
                                                  .wd3 (wd3),
   // Test case 3: s = 10, d2 should
                                                  .rd1(rd1),
                                                  .rd2(rd2)
be selected
                 // Select d2
    s = 2'b10;
                                                );
    #10;
    display("Test 3 - s = %b, y = %h)
                                                // Clock generation
(Expected: 33)", s, y);
                                                always #5 clk = ~clk; // Clock with
                                              period of 10ns
    // End simulation
                                                // Test procedure
    $stop;
                                                initial begin
  end
                                                  // Initialize signals
                                                  clk = 0;
endmodule
                                                  we3 = 0;
                                                  a1 = 0;
A.12 Register File Module
                                                  a2 = 0;
                                                  a3 = 0;
module regfile(input logic
                                   clk,
                                                  wd3 = 0;
                      logic
               input
                                   we3,
               input
                      logic [ 4:0] a1,
                                                  // Wait for reset
a2, a3,
                                                  #10;
               input logic [31:0] wd3,
               output logic [31:0] rd1,
                                                  // Write test case 1: Write
rd2);
                                              32'hABCD1234 to register 1
                                                  a3 = 5'd1; // Select register 1
  logic [31:0] rf[31:0];
                                              for writing
                                                  wd3 = 32'hABCD1234; // Write data
  // three ported register file
                                                  we3 = 1;  // Enable write
  // read two ports combinationally
                                                                 // Wait for one
                                                  #10;
(A1/RD1, A2/RD2)
                                              clock cycle
  // write third port on rising edge of
                                                                 // Disable write
                                                  we3 = 0;
clock (A3/WD3/WE3)
  // register 0 hardwired to 0
```



```
// Read test case 1: Read from
                                                  #10;
register 1
                                                  $display("Test 4 - Read register 3:
    a1 = 5'd1;
                  // Select register 1
                                              rd1 = %h (Expected: DEADBEEF)", rd1);
                                                  $display("Test 4 - Read register 1:
for reading on rd1
    #10;
                                              rd2 = %h (Expected: ABCD1234)", rd2);
    $display("Test 1 - Read register 1:
rd1 = %h (Expected: ABCD1234)", rd1);
                                                  // End simulation
                                                  $finish;
    // Write test case 2: Write
                                                end
32'h12345678 to register 2
    a3 = 5'd2;
                  // Select register 2
                                              endmodule
for writing
    wd3 = 32'h12345678; // Write data
                                              A.13 Top-Level RISC-V Single-Cycle Processor
    we3 = 1;
                  // Enable write
    #10;
                   // Wait for one
                                               `include "controller.sv"
clock cycle
                                              `include "datapath.sv"
    we3 = 0;
                   // Disable write
                                              module riscvsingle(input logic
    // Read test case 2: Read from
                                              clk, reset,
register 2
                                                                  output logic [31:0]
    a2 = 5'd2;
                  // Select register 2
                                              PC,
for reading on rd2
                                                                  input logic [31:0]
    #10;
                                              Instr,
    $display("Test 2 - Read register 2:
                                                                  output logic
rd2 = %h (Expected: 12345678)", rd2);
                                              MemWrite,
                                                                  output logic [31:0]
    // Test register 0 (which should
                                              ALUResult, WriteData,
always read 0)
                                                                  input logic [31:0]
    a1 = 5'd0;
                  // Select register 0
                                              ReadData);
for reading
    #10;
                                                            ALUSrc, RegWrite, Jump,
                                                logic
    $display("Test 3 - Read register 0:
                                              Zero;
rd1 = %h (Expected: 0)", rd1);
                                                logic [1:0] ResultSrc, ImmSrc;
                                                logic [2:0] ALUControl;
    // Write test case 3: Write
32'hDEADBEEF to register 3
                                                controller c(Instr[6:0],
    a3 = 5'd3;
                  // Select register 3
                                              Instr[14:12], Instr[30], Zero,
for writing
                                                              ResultSrc, MemWrite,
    wd3 = 32'hDEADBEEF; // Write data
                                              PCSrc,
                  // Enable write
    we3 = 1;
                                                              ALUSrc, RegWrite, Jump,
                   // Wait for one
    #10;
                                                              ImmSrc, ALUControl);
clock cycle
                                                datapath dp(clk, reset, ResultSrc,
    we3 = 0;
                   // Disable write
                                              PCSrc,
                                                             ALUSrc, RegWrite,
    // Read test case 3: Read from
                                                             ImmSrc, ALUControl,
register 3
                                                             Zero, PC, Instr,
    a1 = 5'd3;
                   // Select register 3
                                                             ALUResult, WriteData,
for reading
                                              ReadData);
                   // Also read
    a2 = 5'd1;
                                              endmodule
register 1 at the same time
```



Appendix B: SystemVerilog Codebase for RISC-V Pipelined Processor

This appendix includes SystemVerilog modules, testbenches, memory files, and supporting data for the pipelined implementation of a RISC-V processor. The pipelined architecture is structured in stages: Fetch, Decode, Execute, Memory, and Writeback.

B.1 ALU and ALU Decoder

```
// Method 1
                                                    // assign ALUControl = (ALUOp ==
module
                                                2'b00) ? 3'b000 :
ALU (A,B,Result,ALUControl,OverFlow,Carr
                                                                            (ALUOp ==
y, Zero, Negative);
                                                2'b01) ? 3'b001 :
                                                    //
                                                                            (ALUOp ==
    input [31:0]A,B;
                                                2'b10) ? ((funct3 == 3'b000) ?
    input [2:0]ALUControl;
                                                ((({op[5], funct7[5]}) == 2'b00) |
    output
                                                ({op[5], funct7[5]} == 2'b01)
Carry, OverFlow, Zero, Negative;
                                                ({op[5], funct7[5]} == 2'b10)) ? 3'b000
    output [31:0]Result;
                                                : 3'b001) :
                                                    //
    wire Cout;
                                                (funct3 == 3'b010) ? 3'b101 :
    wire [31:0] Sum;
                                                (funct3 == 3'b110) ? 3'b011 :
    assign Sum = (ALUControl[0] ==
1'b0) ? A + B :
                                                (funct3 == 3'b111) ? 3'b010 : 3'b000) :
(A + ((~B) + 1));
                                                3'b000;
    assign {Cout,Result} = (ALUControl
== 3'b000) ? Sum :
                                                    // Method 2
                            (ALUControl
                                                    assign ALUControl = (ALUOp ==
== 3'b001) ? Sum :
                                                2'b00) ? 3'b000 :
                            (ALUControl
                                                                         (ALUOp ==
== 3'b010) ? A & B :
                                                2'b01) ? 3'b001 :
                            (ALUControl
                                                                         ((ALUOp ==
== 3'b011) ? A | B :
                                                2'b10) & (funct3 == 3'b000) &
                            (ALUControl
                                                ({op[5], funct7[5]} == 2'b11)) ? 3'b001
== 3'b101) ? {{32{1'b0}}},(Sum[31])} :
                            {33{1'b0}};
                                                                         ((ALUOp ==
    assign OverFlow = ((Sum[31] ^
                                                2'b10) & (funct3 == 3'b000) &
A[31]) &
                                                ({op[5], funct7[5]} != 2'b11)) ? 3'b000
                       (~(ALUControl[0]
^ B[31] ^ A[31])) &
                                                                         ((ALUOp ==
                                                2'b10) & (funct3 == 3'b010)) ? 3'b101 :
(~ALUControl[1]));
                                                                         ((ALUOp ==
    assign Carry = ((~ALUControl[1]) &
                                                2'b10) & (funct3 == 3'b110)) ? 3'b011 :
Cout);
                                                                         ((ALUOp ==
    assign Zero = &(~Result);
                                                2'b10) & (funct3 == 3'b111)) ? 3'b010 :
    assign Negative = Result[31];
                                                3'b000 ;
endmodule
                                                endmodule
module
                                               module
ALU Decoder (ALUOp, funct3, funct7, op, ALUC
                                               Main Decoder (Op, RegWrite, ImmSrc, ALUSrc,
ontrol);
                                               MemWrite,ResultSrc,Branch,ALUOp);
                                                    input [6:0]Op;
    input [1:0]ALUOp;
    input [2:0]funct3;
                                                RegWrite, ALUSrc, MemWrite, ResultSrc, Bran
    input [6:0]funct7,op;
                                                ch;
    output [2:0]ALUControl;
```



```
output [1:0]ImmSrc,ALUOp;
                                                   output
                                               RegWriteE, ALUSrcE, MemWriteE, ResultSrcE,
    assign RegWrite = (Op == 7'b0000011
                                               BranchE;
| \text{ Op} == 7'b0110011 | \text{ Op} == 7'b0010011 )
                                                   output [2:0] ALUControlE;
? 1'b1 :
                                                   output [31:0] RD1 E, RD2 E,
                                               Imm Ext E;
1'b0 ;
                                                   output [4:0] RS1_E, RS2_E, RD_E;
    assign ImmSrc = (Op == 7'b0100011)
                                                   output [31:0] PCE, PCPlus4E;
? 2'b01 :
                     (Op == 7'b1100011)
                                                   // Declare Interim Wires
? 2'b10 :
                                               RegWriteD, ALUSrcD, MemWriteD, ResultSrcD,
2'b00;
                                               BranchD;
    assign ALUSrc = (Op == 7'b0000011 |
                                                   wire [1:0] ImmSrcD;
Op == 7'b0100011 | Op == 7'b0010011)?
                                                   wire [2:0] ALUControlD;
1'b1:
                                                   wire [31:0] RD1 D, RD2 D,
                                               Imm Ext D;
1'b0 ;
   assign MemWrite = (Op ==
                                                   // Declaration of Interim Register
7'b0100011) ? 1'b1 :
                                                   req
                                               RegWriteD r, ALUSrcD r, MemWriteD r, Resul
1'b0;
                                               tSrcD r, BranchD r;
   assign ResultSrc = (Op ==
                                                   reg [2:0] ALUControlD r;
7'b0000011) ? 1'b1 :
                                                   reg [31:0] RD1_D_r, RD2_D_r,
                                               Imm Ext D r;
1'b0;
                                                   reg [4:0] RD D r, RS1 D r, RS2 D r;
                                                   reg [31:0] PCD r, PCPlus4D r;
    assign Branch = (Op == 7'b1100011)
? 1'b1 :
1'b0;
                                                   // Initiate the modules
    assign ALUOp = (Op == 7'b0110011) ?
                                                   // Control Unit
2'b10 :
                                                   Control Unit Top control (
                    (Op == 7'b1100011)?
2'b01 :
                                               .Op(InstrD[6:0]),
2'b00;
                                               .RegWrite (RegWriteD),
endmodule
                                               .ImmSrc(ImmSrcD),
                                               .ALUSrc(ALUSrcD),
B.2 Pipeline Stages
                                               .MemWrite (MemWriteD),
module decode_cycle(clk, rst, InstrD,
PCD, PCPlus4D, RegWriteW, RDW, ResultW,
                                               .ResultSrc(ResultSrcD),
RegWriteE, ALUSrcE, MemWriteE,
ResultSrcE,
                                               .Branch (BranchD),
    BranchE,
             ALUControlE, RD1 E,
RD2_E, Imm_Ext_E, RD_E, PCE, PCPlus4E,
                                               .funct3(InstrD[14:12]),
RS1 E, RS2 E);
                                               .funct7(InstrD[31:25]),
    // Declaring I/O
    input clk, rst, RegWriteW;
                                               .ALUControl (ALUControlD)
    input [4:0] RDW;
                                                                            );
    input [31:0] InstrD, PCD, PCPlus4D,
ResultW;
                                                   // Register File
                                                   Register File rf (
```



```
.clk(clk),
                                                              PCD r <= PCD;</pre>
                                                              PCPlus4D_r <= PCPlus4D;</pre>
                          .rst(rst),
                                                              RS1 D r <= InstrD[19:15];</pre>
.WE3(RegWriteW),
                                                              RS2 D r <= InstrD[24:20];
                          .WD3(ResultW),
                                                          end
                                                     end
.A1(InstrD[19:15]),
                                                     // Output asssign statements
                                                     assign RegWriteE = RegWriteD r;
.A2(InstrD[24:20]),
                          .A3(RDW),
                                                     assign ALUSrcE = ALUSrcD r;
                          .RD1 (RD1 D),
                                                     assign MemWriteE = MemWriteD r;
                          .RD2 (RD2 D)
                                                     assign ResultSrcE = ResultSrcD r;
                                                     assign BranchE = BranchD r;
                                                     assign ALUControlE = ALUControlD r;
    // Sign Extension
                                                     assign RD1 E = RD1 D r;
    Sign Extend extension (
                                                     assign RD2 E = RD2 D r;
                                                     assign Imm Ext E = Imm Ext D r;
.In(InstrD[31:0]),
                                                     assign RD \overline{E} = \overline{RD} D r;
                                                     assign PCE = PCD r;
                                                     assign PCPlus4E = PCPlus4D r;
.Imm Ext(Imm Ext D),
                                                     assign RS1 E = RS1 D r;
.ImmSrc(ImmSrcD)
                                                     assign RS2 E = RS2 D r;
                          );
                                                 endmodule
    // Declaring Register Logic
    always @(posedge clk or negedge
                                                 module execute cycle(clk, rst,
                                                 RegWriteE, ALUSrcE, MemWriteE,
rst) begin
                                                 ResultSrcE, BranchE, ALUControlE,
        if(rst == 1'b0) begin
            RegWriteD r <= 1'b0;</pre>
                                                     RD1 E, RD2 E, Imm Ext E, RD E, PCE,
             ALUSrcD r <= 1'b0;
                                                 PCPlus4E, PCSrcE, PCTargetE, RegWriteM,
             MemWriteD r <= 1'b0;</pre>
                                                 MemWriteM, ResultSrcM, RD M, PCPlus4M,
             ResultSrcD r <= 1'b0;</pre>
                                                 WriteDataM, ALU ResultM, ResultW,
             BranchD r <= 1'b0;
                                                 ForwardA E, ForwardB E);
             ALUControlD r <= 3'b000;
             RD1 D r <= 32'h00000000;</pre>
                                                     // Declaration I/Os
             RD2 D r <= 32'h00000000;</pre>
                                                     input clk, rst,
                                                 RegWriteE,ALUSrcE,MemWriteE,ResultSrcE,
             Imm Ext D r <=</pre>
32'h00000000;
                                                 BranchE;
             RD D r <= 5'h00;
                                                     input [2:0] ALUControlE;
             PCD r <= 32'h00000000;</pre>
                                                     input [31:0] RD1_E, RD2_E,
             PCPlus4D r <= 32'h00000000;</pre>
                                                 Imm_Ext_E;
             RS1 D r <= 5'h00;
                                                     input [4:0] RD E;
                                                     input [31:0] PCE, PCPlus4E;
             RS2 D r <= 5'h00;
                                                     input [31:0] ResultW;
        end
                                                     input [1:0] ForwardA E, ForwardB E;
        else begin
            RegWriteD r <= RegWriteD;</pre>
             ALUSrcD r <= ALUSrcD;
                                                     output PCSrcE, RegWriteM,
                                                 MemWriteM, ResultSrcM;
             MemWriteD r <= MemWriteD;</pre>
             ResultSrcD r <= ResultSrcD;</pre>
                                                    output [4:0] RD M;
                                                     output [31:0] PCPlus4M, WriteDataM,
             BranchD r <= BranchD;</pre>
            ALUControlD r <=
                                                 ALU ResultM;
ALUControlD;
                                                     output [31:0] PCTargetE;
            RD1 D r <= RD1 D;
             RD2 D r \leq RD2 D;
                                                     // Declaration of Interim Wires
             Imm Ext D r <= Imm Ext D;</pre>
                                                     wire [31:0] Src A, Src B interim,
             RD D r <= InstrD[11:7];</pre>
                                                 Src B;
```



```
wire [31:0] ResultE;
                                                             );
    wire ZeroE;
                                                    // Register Logic
    // Declaration of Register
                                                    always @(posedge clk or negedge
    reg RegWriteE_r, MemWriteE_r,
                                              rst) begin
                                                         if(rst == 1'b0) begin
ResultSrcE r;
                                                             RegWriteE r <= 1'b0;</pre>
    reg [4:0] RD E r;
    reg [31:0] PCPlus4E r, RD2 E r,
                                                             MemWriteE r <= 1'b0;</pre>
ResultE r;
                                                             ResultSrcE r <= 1'b0;</pre>
                                                             RD E r <= 5'h00;
    // Declaration of Modules
                                                             PCPlus4E r <= 32'h00000000;</pre>
    // 3 by 1 Mux for Source A
                                                             RD2 E r <= 32'h00000000;
    Mux 3 by 1 srca mux (
                                                             ResultE r <= 32'h00000000;</pre>
                          .a(RD1 E),
                                                        end
                         .b(ResultW),
                                                        else begin
                                                             RegWriteE r <= RegWriteE;</pre>
.c(ALU ResultM),
                                                             MemWriteE r <= MemWriteE;</pre>
                         .s(ForwardA E),
                                                             ResultSrcE r <= ResultSrcE;</pre>
                         .d(Src A)
                                                             RD E r <= RD E;
                         );
                                                             PCPlus4E r <= PCPlus4E;</pre>
                                                             RD2 E r <= Src B interim;
    // 3 by 1 Mux for Source B
                                                             ResultE r <= ResultE;</pre>
    Mux 3 by 1 srcb mux (
                                                         end
                          .a(RD2 E),
                                                    end
                         .b (ResultW),
                                                    // Output Assignments
.c(ALU ResultM),
                                                    assign PCSrcE = ZeroE & BranchE;
                         .s(ForwardB E),
                                                    assign RegWriteM = RegWriteE r;
                                                    assign MemWriteM = MemWriteE r;
                                                    assign ResultSrcM = ResultSrcE r;
.d(Src B interim)
                                                    assign RD M = RD E r;
                         );
    // ALU Src Mux
                                                    assign PCPlus4M = PCPlus4E r;
    Mux alu src mux (
                                                    assign WriteDataM = RD2 E r;
            .a(Src B interim),
                                                    assign ALU ResultM = ResultE r;
            .b(Imm Ext E),
             .s(ALUSrcE),
                                                endmodule
             .c(Src B)
                                                module fetch cycle(clk, rst, PCSrcE,
                                                PCTargetE, InstrD, PCD, PCPlus4D);
    // ALU Unit
    ALU alu (
                                                    // Declare input & outputs
             .A(Src A),
                                                    input clk, rst;
             .B(Src B),
                                                    input PCSrcE;
             .Result(ResultE),
                                                    input [31:0] PCTargetE;
             .ALUControl (ALUControlE),
                                                    output [31:0] InstrD;
             .OverFlow(),
                                                    output [31:0] PCD, PCPlus4D;
             .Carry(),
             .Zero(ZeroE),
                                                    // Declaring interim wires
             .Negative()
                                                    wire [31:0] PC F, PCF, PCPlus4F;
            );
                                                    wire [31:0] InstrF;
    // Adder
                                                    // Declaration of Register
    PC Adder branch adder (
                                                    reg [31:0] InstrF reg;
             .a(PCE),
                                                    reg [31:0] PCF reg, PCPlus4F reg;
             .b(Imm Ext E),
             .c(PCTargetE)
```



```
// Initiation of Modules
    // Declare PC Mux
                                               endmodule
    Mux PC MUX (.a(PCPlus4F),
                .b(PCTargetE),
                .s(PCSrcE),
                                               module memory_cycle(clk, rst,
                                               RegWriteM, MemWriteM, ResultSrcM, RD M,
                .c(PC F)
                );
                                               PCPlus4M, WriteDataM,
                                                   ALU ResultM, RegWriteW, ResultSrcW,
    // Declare PC Counter
                                               RD W, PCPlus4W, ALU ResultW,
    PC Module Program Counter (
                                               ReadDataW);
                .clk(clk),
                .rst(rst),
                                                   // Declaration of I/Os
                .PC(PCF),
                                                   input clk, rst, RegWriteM,
                .PC Next(PC F)
                                               MemWriteM, ResultSrcM;
                                                   input [4:0] RD M;
                                                   input [31:0] PCPlus4M, WriteDataM,
    // Declare Instruction Memory
                                               ALU ResultM;
    Instruction Memory IMEM (
                .rst(rst),
                                                   output RegWriteW, ResultSrcW;
                .A(PCF),
                                                   output [4:0] RD W;
                .RD(InstrF)
                                                   output [31:0] PCPlus4W,
                                               ALU ResultW, ReadDataW;
                );
    // Declare PC adder
                                                   // Declaration of Interim Wires
    PC Adder PC adder (
                                                   wire [31:0] ReadDataM;
                .a(PCF),
                .b(32'h00000004),
                                                   // Declaration of Interim Registers
                                                   reg RegWriteM r, ResultSrcM r;
                .c(PCPlus4F)
                                                   reg [4:0] RD M r;
                );
                                                   reg [31:0] PCPlus4M r,
                                               ALU ResultM r, ReadDataM r;
    // Fetch Cycle Register Logic
    always @(posedge clk or negedge
                                                   // Declaration of Module Initiation
rst) begin
        if(rst == 1'b0) begin
                                                   Data Memory dmem (
            InstrF reg <= 32'h00000000;</pre>
                                                                         .clk(clk),
            PCF reg <= 32'h00000000;
                                                                         .rst(rst),
            PCPlus4F reg <=
                                                                         .WE (MemWriteM),
32'h00000000;
        end
                                               .WD(WriteDataM),
        else begin
            InstrF reg <= InstrF;</pre>
                                               .A(ALU ResultM),
            PCF reg <= PCF;</pre>
                                                                        .RD (ReadDataM)
            PCPlus4F reg <= PCPlus4F;</pre>
                                                                    );
        end
    end
                                                   // Memory Stage Register Logic
                                                   always @(posedge clk or negedge
                                               rst) begin
    // Assigning Registers Value to the
                                                        if (rst == 1'b0) begin
                                                            RegWriteM r <= 1'b0;</pre>
Output port
                                                            ResultSrcM_r <= 1'b0;</pre>
    assign InstrD = (rst == 1'b0) ?
32'h00000000 : InstrF_reg;
                                                            RD M r <= \frac{5}{1}h00;
    assign PCD = (rst == 1'b0) ?
                                                            PCPlus4M r <= 32'h00000000;
                                                            ALU ResultM r <=
32'h00000000 : PCF reg;
                                               32'h00000000;
    assign PCPlus4D = (rst == 1'b0) ?
                                                            ReadDataM r <=
32'h00000000 : PCPlus4F reg;
                                               32'h00000000;
```



```
end
                                               `include "Mux.v"
                                                `include "Instruction Memory.v"
        else begin
                                               `include "Control_Unit_Top.v"
            RegWriteM r <= RegWriteM;</pre>
            ResultSrcM r <= ResultSrcM;</pre>
                                               `include "Register File.v"
                                               `include "Sign Extend.v"
            RD M r <= RD M;
            PCPlus4M_r <= PCPlus4M;</pre>
                                               `include "ALU.v"
                                               `include "Data Memory.v"
            ALU ResultM r <=
                                               `include "Hazard unit.v"
ALU ResultM;
            ReadDataM r <= ReadDataM;</pre>
        end
                                               module Pipeline top(clk, rst);
    end
    // Declaration of output
                                                   // Declaration of I/O
assignments
                                                   input clk, rst;
    assign RegWriteW = RegWriteM r;
    assign ResultSrcW = ResultSrcM r;
                                                   // Declaration of Interim Wires
    assign RD W = RD M r;
                                                   wire PCSrcE, RegWriteW, RegWriteE,
                                               ALUSrcE, MemWriteE, ResultSrcE,
    assign PCPlus4W = PCPlus4M r;
    assign ALU ResultW = ALU ResultM r;
                                               BranchE, RegWriteM, MemWriteM,
    assign ReadDataW = ReadDataM r;
                                               ResultSrcM, ResultSrcW;
                                                   wire [2:0] ALUControlE;
endmodule
                                                   wire [4:0] RD E, RD M, RDW;
                                                   wire [31:0] PCTargetE, InstrD, PCD,
                                               PCPlus4D, ResultW, RD1 E, RD2 E,
                                               Imm Ext E, PCE, PCPlus4E, PCPlus4M,
                                               WriteDataM, ALU ResultM;
module writeback cycle(clk, rst,
                                                   wire [31:0] PCPlus4W, ALU ResultW,
ResultSrcW, PCPlus4W, ALU ResultW,
                                               ReadDataW;
ReadDataW, ResultW);
                                                   wire [4:0] RS1 E, RS2 E;
                                                   wire [1:0] ForwardBE, ForwardAE;
// Declaration of IOs
input clk, rst, ResultSrcW;
input [31:0] PCPlus4W, ALU ResultW,
                                                   // Module Initiation
ReadDataW;
                                                   // Fetch Stage
                                                   fetch cycle Fetch (
output [31:0] ResultW;
                                                                        .clk(clk),
                                                                        .rst(rst),
// Declaration of Module
Mux result mux (
                                               .PCSrcE (PCSrcE),
                 .a(ALU ResultW),
                .b (ReadDataW),
                                               .PCTargetE(PCTargetE),
                .s(ResultSrcW),
                .c(ResultW)
                                               .InstrD(InstrD),
                );
                                                                        .PCD (PCD),
endmodule
                                               .PCPlus4D(PCPlus4D)
B.3 Pipeline Top-Level Integration
                                                                    );
                                                   // Decode Stage
`include "Fetch Cycle.v"
                                                   decode cycle Decode (
`include "Decode Cycle.v"
                                                                        .clk(clk),
`include "Execute_Cycle.v"
                                                                        .rst(rst),
`include "Memory Cycle.v"
`include "Writeback Cycle.v"
                                               .InstrD(InstrD),
`include "PC.v"
                                                                        .PCD (PCD),
`include "PC Adder.v"
```



```
.PCPlus4D(PCPlus4D),
                                                .PCSrcE(PCSrcE),
.RegWriteW(RegWriteW),
                                                .PCTargetE(PCTargetE),
                         .RDW (RDW),
                                                .RegWriteM(RegWriteM),
.ResultW(ResultW),
                                                .MemWriteM (MemWriteM),
.RegWriteE(RegWriteE),
                                                .ResultSrcM(ResultSrcM),
                                                                         .RD M(RD_M),
.ALUSrcE (ALUSrcE),
.MemWriteE(MemWriteE),
                                                .PCPlus4M(PCPlus4M),
.ResultSrcE(ResultSrcE),
                                                .WriteDataM(WriteDataM),
.BranchE (BranchE),
                                                .ALU ResultM(ALU ResultM),
.ALUControlE (ALUControlE),
                                                .ResultW(ResultW),
                         .RD1 E(RD1 E),
                         .RD2 E(RD2 E),
                                                .ForwardA E (ForwardAE),
                                                .ForwardB E (ForwardBE)
.Imm Ext E(Imm Ext E),
                         .RD E(RD E),
                         .PCE (PCE),
                                                    // Memory Stage
.PCPlus4E(PCPlus4E),
                                                    memory cycle Memory (
                         .RS1 E(RS1 E),
                                                                          .clk(clk),
                         .RS2 E(RS2 E)
                                                                         .rst(rst),
                     );
                                                .RegWriteM(RegWriteM),
    // Execute Stage
    execute cycle Execute (
                                                .MemWriteM (MemWriteM),
                         .clk(clk),
                         .rst(rst),
                                                .ResultSrcM(ResultSrcM),
                                                                         .RD M(RD M),
.RegWriteE(RegWriteE),
                                                .PCPlus4M(PCPlus4M),
.ALUSrcE(ALUSrcE),
                                                .WriteDataM(WriteDataM),
.MemWriteE(MemWriteE),
                                                .ALU ResultM(ALU ResultM),
.ResultSrcE(ResultSrcE),
                                                .RegWriteW(RegWriteW),
.BranchE (BranchE),
                                                .ResultSrcW(ResultSrcW),
.ALUControlE (ALUControlE),
                                                                         .RD W(RDW),
                         .RD1 E(RD1 E),
                                                .PCPlus4W(PCPlus4W),
                         .RD2 E(RD2 E),
                                                .ALU ResultW(ALU ResultW),
.Imm Ext E(Imm Ext E),
                         .RD E(RD E),
                         .PCE (PCE),
                                                .ReadDataW(ReadDataW)
.PCPlus4E(PCPlus4E),
                                                    // Write Back Stage
```



```
writeback_cycle WriteBack (
                                                     Pipeline top dut (.clk(clk),
                          .clk(clk),
                                                 .rst(rst));
                                                endmodule
                          .rst(rst),
.ResultSrcW(ResultSrcW),
                                                B.4 Control Units
.PCPlus4W(PCPlus4W),
                                                 `include "ALU Decoder.v"
                                                 `include "Main Decoder.v"
.ALU ResultW(ALU ResultW),
                                                module
.ReadDataW(ReadDataW),
                                                Control Unit Top (Op, RegWrite, ImmSrc, ALU
                                                Src, MemWrite, ResultSrc, Branch, funct3, fu
.ResultW(ResultW)
                                                nct7,ALUControl);
                     );
                                                     input [6:0]Op,funct7;
    // Hazard Unit
                                                     input [2:0]funct3;
    hazard unit Forwarding block (
                                                     output
                          .rst(rst),
                                                RegWrite,ALUSrc,MemWrite,ResultSrc,Bran
                                                ch;
.RegWriteM(RegWriteM),
                                                     output [1:0] ImmSrc;
                                                    output [2:0]ALUControl;
.RegWriteW(RegWriteW),
                          .RD M(RD M),
                                                    wire [1:0]ALUOp;
                          .RD W(RDW),
                          .Rs1 E(RS1 E),
                                                    Main Decoder Main Decoder (
                          .Rs2 E(RS2 E),
                                                                  .Op(Op),
                                                                  .RegWrite (RegWrite),
.ForwardAE(ForwardAE),
                                                                  .ImmSrc(ImmSrc),
                                                                  .MemWrite (MemWrite),
.ForwardBE (ForwardBE)
                                                                  .ResultSrc(ResultSrc),
                         );
                                                                  .Branch (Branch),
endmodule
                                                                  .ALUSrc (ALUSrc),
                                                                  .ALUOp (ALUOp)
module tb();
                                                     );
    reg clk=0, rst;
                                                     ALU Decoder ALU Decoder (
    always begin
                                                 .ALUOp (ALUOp),
        clk = ~clk;
        #50;
                                                 .funct3(funct3),
    end
                                                 .funct7(funct7),
    initial begin
                                                                               .op(Op),
        rst <= 1'b0;
        #200;
                                                 .ALUControl (ALUControl)
        rst <= 1'b1;
                                                     );
        #1000;
        $finish;
    end
                                                Endmodule
    initial begin
        $dumpfile("dump.vcd");
                                                B.5 Memory and Registers
        $dumpvars(0);
    end
                                                module Data Memory(clk,rst,WE,WD,A,RD);
```



```
input clk,rst,WE;
                                                    input clk,rst,WE3;
                                                    input [4:0]A1,A2,A3;
    input [31:0]A,WD;
    output [31:0]RD;
                                                    input [31:0]WD3;
                                                    output [31:0]RD1,RD2;
    reg [31:0] mem [1023:0];
                                                    reg [31:0] Register [31:0];
    always @ (posedge clk)
    begin
                                                    always @ (posedge clk)
        if (WE)
                                                    begin
            mem[A] \leftarrow WD;
                                                         if(WE3 & (A3 != 5'h00))
    end
                                                             Register[A3] <= WD3;</pre>
                                                    end
    assign RD = (\simrst) ? 32'd0 :
mem[A];
                                                    assign RD1 = (rst==1'b0) ? 32'd0 :
                                                Register[A1];
    initial begin
                                                    assign RD2 = (rst==1'b0) ? 32'd0 :
        mem[0] = 32'h00000000;
                                                Register[A2];
        //mem[40] = 32'h00000002;
                                                    initial begin
                                                        Register[0] = 32'h000000000;
                                                    end
endmodule
                                                endmodule
module Instruction Memory(rst,A,RD);
                                                B.6 Program Counter and Support Modules
  input rst;
  input [31:0]A;
                                                module
  output [31:0]RD;
                                                Main_Decoder(Op,RegWrite,ImmSrc,ALUSrc,
                                                MemWrite,ResultSrc,Branch,ALUOp);
  reg [31:0] mem [1023:0];
                                                    input [6:0]Op;
                                                    output
  assign RD = (rst == 1'b0) ?
                                                RegWrite,ALUSrc,MemWrite,ResultSrc,Bran
\{32\{1'b0\}\}\ : mem[A[31:2]];
                                                ch;
                                                    output [1:0]ImmSrc,ALUOp;
  initial begin
   $readmemh("memfile.hex", mem);
                                                    assign RegWrite = (Op == 7'b0000011
  end
                                                | \text{ Op} == 7'b0110011 | \text{ Op} == 7'b0010011 )
                                                ? 1'b1 :
                                                1'b0;
  initial begin
                                                    assign ImmSrc = (Op == 7'b0100011)
   //mem[0] = 32'hFFC4A303;
                                                ? 2'b01 :
    //mem[1] = 32'h00832383;
                                                                     (Op == 7'b1100011)
    // mem[0] = 32'h0064A423;
                                                ? 2'b10 :
    // mem[1] = 32'h00B62423;
    mem[0] = 32'h0062E233;
                                                2'b00;
    // mem[1] = 32'h00B62423;
                                                    assign ALUSrc = (Op == 7'b0000011 |
                                                Op == 7'b0100011 | Op == 7'b0010011)?
  end
                                                1'b1 :
endmodule
                                                1'b0 ;
                                                    assign MemWrite = (Op ==
module
                                                7'b0100011) ? 1'b1 :
Register File(clk,rst,WE3,WD3,A1,A2,A3,
RD1, RD2);
                                                1'b0;
```



```
assign ResultSrc = (Op ==
7'b0000011) ? 1'b1 :
                                                   assign c = (\sim s) ? a : b ;
1'b0 ;
                                               endmodule
    assign Branch = (Op == 7'b1100011)
? 1'b1 :
                                              module Mux_3_by_1 (a,b,c,s,d);
                                                   input [31:0] a,b,c;
                                                   input [1:0] s;
1'b0 ;
    assign ALUOp = (Op == 7'b0110011) ?
                                                   output [31:0] d;
                   (Op == 7'b1100011)?
                                                   assign d = (s == 2'b00) ? a : (s ==
2'b01 :
                                               2'b01) ? b : (s == 2'b10) ? c :
                                               32'h00000000;
2'b00;
                                               endmodule
endmodule
                                              module PC Module(clk,rst,PC,PC Next);
                                                   input clk,rst;
                                                   input [31:0]PC Next;
                                                   output [31:0] PC;
module hazard unit(rst, RegWriteM,
                                                   reg [31:0] PC;
RegWriteW, RD_M, RD_W, Rs1_E, Rs2_E,
ForwardAE, ForwardBE);
                                                   always @(posedge clk)
                                                  begin
    // Declaration of I/Os
                                                       if(rst == 1'b0)
    input rst, RegWriteM, RegWriteW;
                                                          PC \le {32{1'b0}};
    input [4:0] RD M, RD W, Rs1 E,
                                                       else
Rs2 E;
                                                           PC <= PC Next;
    output [1:0] ForwardAE, ForwardBE;
                                                   end
                                               endmodule
    assign ForwardAE = (rst == 1'b0) ?
2'b00:
                        ((RegWriteM ==
                                              module PC Adder (a,b,c);
1'b1) & (RD M != 5'h00) & (RD M ==
Rs1 E)) ? 2'b10 :
                                                   input [31:0]a,b;
                        ((RegWriteW ==
                                                   output [31:0]c;
1'b1) & (RD W != 5'h00) & (RD W ==
Rs1 E)) ? 2'b01 : 2'b00;
                                                   assign c = a + b;
    assign ForwardBE = (rst == 1'b0) ?
                                               endmodule
                        ((RegWriteM ==
                                              module Sign Extend (In,ImmSrc,Imm Ext);
1'b1) & (RD M != 5'h00) & (RD M ==
                                                   input [31:0] In;
Rs2 E)) ? 2'b10 :
                                                   input [1:0] ImmSrc;
                        ((RegWriteW ==
                                                   output [31:0] Imm Ext;
1'b1) & (RD W != 5'h00) & (RD W ==
Rs2 E)) ? 2'b01 : 2'b00;
                                                   assign Imm Ext = (ImmSrc == 2'b00)
                                               ? {{20{In[31]}},In[31:20]} :
endmodule
                                                                     (ImmSrc == 2'b01)
                                               ? {{20{In[31]}},In[31:25],In[11:7]} :
module Mux (a,b,s,c);
                                               32'h00000000;
    input [31:0]a,b;
                                              endmodule
    input s;
    output [31:0]c;
```



Appendix C: UART Module Design Files

```
if (rx == 1'b0)
C.1 uart rx
                                                begin // Start bit detected
// Example: 10 MHz Clock, 115200 baud
                                                                         baud counter <=</pre>
HART
                                                TICKS PER BIT / 2; // To sample in the
// CLKS PER BIT = (Frequency of clk) /
                                                middle of the bit
(Frequency of UART)
                                                                         bit index <= 0;
// (10000000)/(115200) = 87
                                                                          state <= RX;
                                                                     end else begin
module uart rx #(
                                                                         state <= IDLE;</pre>
    parameter TICKS PER BIT = 87
                                                                     end
Clock ticks per baud period
                                                                 end
                                       //
    input logic clk,
                                                                 RX: begin
System clock
                                                                     if (baud_counter ==
                                       //
                                                TICKS PER BIT - 1) begin
    input logic reset,
Synchronous reset
                                                                         if (bit index
    input logic rx,
                                       //
                                                == 9) begin
Serial data input
                                                                              valid <=
    output logic [7:0] data out,
                                                1'b1;
8-bit parallel data received
                                                                              d out <=
    output logic valid
                                                shift reg[8:1];
Indicates if received data is valid
                                                                              state <=
);
                                                CLEANUP;
                                                                         end else begin
    logic [7:0] baud counter;
                                       //
Counter for baud rate timing
                                                baud counter <= 0;</pre>
    logic [3:0] bit index;
// Current bit being received
                                                shift reg[bit index] <= rx;</pre>
    logic [9:0] shift reg;
                                                                              bit index
// Shift logic register (start + data +
                                                <= bit index + 1;
stop bits)
                                                                              state <=
    logic [7:0] d out;
                                                RX;
// Data output
                                                                         end
                                                                     end else begin
    typedef enum logic [1:0] {
                                                                         baud counter <=
                    // Idle state
        IDLE,
                                                baud counter + 1;
                     // Receiving state
                                                                     end
        CLEANUP
                     // Cleanup state
                                                                 end
    } state t;
                                                                 CLEANUP: begin
    state t state;
                                                                     if (baud_counter ==
                                                TICKS PER BIT - 1) begin
    always @(posedge clk or posedge
                                                                         baud counter <=
reset) begin
                                                0;
        if (reset) begin
                                                                         if (rx == 1'b1)
            d out <= 0;
                                                begin
            valid <= 1'b0;
                                                                              state <=
            baud counter <= 0;</pre>
                                                IDLE;
            bit \overline{index} \le 0;
                                                                          end
            shift reg <= 0;
                                                                     end else begin
            state <= IDLE;
                                                                         baud counter <=
        end else begin
                                                baud counter + 1;
            case (state)
                                                                     end
                 IDLE: begin
                                                                 end
                     valid <= 1'b0;</pre>
                                                             endcase
```



```
end
                                                      repeat (TICKS PER BIT) @ (posedge
                                              clk); // means give a delay of 1 baud
    end
    assign data out = d out;
                                              period after every bit.
endmodule
                                                  end
                                                  wait(valid);
C.2 uart rx tb
                                                  if(data_out == din) begin
                                                      $display("-----SUCCESS:
module uart rx tb();
                                              Data Tx: %h, Data Rx: %h----",
   parameter TICKS PER BIT = 87; //
                                              din, data out);
Clock ticks per baud period
                                                  end else begin
                                                      $display("----FAILED:
    // Clock period for 50 MHz clock
                                              Data Tx: %h, Data Rx: %h----",
    localparam CLK PERIOD = 20; // 20
                                              din, data out);
ns
    logic clk;
                                                  endtask //automatic
    logic reset;
    logic rx;
    logic [7:0] data out;
                                              initial begin
    logic valid;
   logic [7:0] din; // Data to be
                                                  // transmitt the data
transmitted
    logic [9:0] shift reg;
                                                  repeat(10) begin
                                                     send();
                                                  end
    uart rx #(
       .TICKS_PER_BIT(TICKS_PER_BIT)
                                                  $stop;
    ) uart rx DUT (
                                              end
        .clk(clk),
                                              endmodule
        .reset (reset),
        .rx(rx),
        .data out (data out),
                                              C.3 uart tx
        .valid(valid)
    );
    // Clock generation
                                              // Example: 10 MHz Clock, 115200 baud
    initial begin
                                              UART
                                              // CLKS PER BIT = (Frequency of clk) /
        forever #(CLK PERIOD / 2) clk =
                                              (Frequency of UART)
~clk;
                                              // (10000000)/(115200) = 87
    end
    // Task to send data
                                              module uart tx #(
task automatic send();
                                                  parameter TICKS PER BIT = 87
                                                                                   11
                                              Clock ticks per baud period
    // reset the DUT
                                              ) (
    reset = 1;
                                                  input logic clk,
                                                                                    //
    rx = 1;
                                              System clock
    @(posedge clk);
                                                  input logic reset,
                                                                                    //
    reset = 0;
                                              Synchronous reset
    @(posedge clk);
                                                  input logic start,
                                                                                    //
                                              Start signal for transmission
    din = $random();
                                                  input logic [7:0] data in,
                                                                                    //
    // din = 8'b10010011;
                                              8-bit parallel data to transmit
    shift reg = \{1'b1, din, 1'b0\};
                                                  output logic tx,
    for(int i=0;i<9;i++) begin</pre>
                                              // Serial data output
        rx = shift reg[i];
```



```
output logic busy
                                                                        if (bit index
// Indicates if transmission is ongoing
);
                                               == 10) begin
                                                                            state <=
                                      //
    logic [7:0] baud counter;
                                               IDLE; // All bits transmitted
Counter for baud rate timing
                                                                            tx <= 1'b1;
    logic [3:0] bit_index;
                                                                        end
// Current bit being transmitted
                                                                    end else begin
                                                                        baud counter <=
    logic [9:0] shift reg;
                                               baud counter + 1;
// Shift logic register (start + data +
stop bits)
                                                                    end
                                                                end
    typedef enum logic {
                                                           endcase
        IDLE, // Idle state
                                                       end
                    // Transmission
                                                   end
state
                                               endmodule
    } state t;
    state t state;
                                               C.4 uart_tx_tb
    always @(posedge clk or posedge
                                               module uart tx tb;
reset) begin
        if (reset) begin
                                                   // Parameters for simulation
            tx <= 1'b1;
                                               parameter TICKS PER BIT = 87; // Clock
// Idle state (UART line high)
                                               ticks per baud period
            busy <= 1'b0;
            baud counter <= 0;</pre>
                                                   // Clock period for 50 MHz clock
            bit index <= 0;
                                                   localparam CLK_PERIOD = 20; // 20
            shift_reg <= 0;</pre>
                                               ns
            state <= IDLE;</pre>
        end else begin
                                                   logic clk;
            case (state)
                                                   logic reset;
                IDLE: begin
                                                   logic start;
                    tx <= 1'b1;
                                                   logic [7:0] data_in;
// Line remains high
                                                   logic tx;
                    busy <= 1'b0;
                                                   logic busy;
                     if (start) begin
                        busy <= 1'b1;
                                                   // Instantiate the DUT
                        shift reg <=
                                                   uart tx #(
{1'b1, data in, 1'b0}; // Stop, data,
                                                       .TICKS PER BIT (TICKS PER BIT)
Start bits
                                                   ) uart tx DUT (
                        bit index <= 0;
                                                       .clk(clk),
                         state <= TX;
                                                       .reset(reset),
                    end
                                                       .start(start),
                end
                                                       .data in (data in),
                                                       .tx(tx),
                TX: begin
                                                       .busy (busy)
                    if (baud counter ==
                                                   );
TICKS_PER_BIT - 1) begin // 1 tick
before the end of the baud period
                                                   // Clock generation
                        baud counter <=
                                                   initial begin
0;
                                                       clk = 0;
                        tx <=
                                                       forever #(CLK_PERIOD / 2) clk =
shift reg[bit index];
                                               ~clk;
                        bit index <=
                                                   end
bit index + 1;
```



```
// Test procedure to send data
                                            // (10000000)/(115200) = 87
    task automatic send();
        // Initialize inputs
       reset = 1;
                                             module uart top #(
       start = 0;
                                                parameter TICKS PER BIT = 87
                                                                                //
                                             Clock ticks per baud period
       // Apply reset
        @(posedge clk);
                                                 input logic clk,
                                                                                 //
       reset = 0;
                                             System clock
       // data in = 8'b11111111;
                                                 input logic reset,
                                                                                 //
Worst case scenarios
                                             Synchronous reset
       // data in = 8'b00000000;
                                                input logic start,
                                                                                 //
Worst case scenarios
                                             Start signal for transmission
       // data in = 8'b10101010;
                                                 input logic [7:0] data in,
                                                                                 //
Worst case scenarios
                                             8-bit parallel data to transmit
       // data in = 8'b01010101;
                                                output logic [7:0] data out,
                                                                                 //
Worst case scenarios
                                             8-bit parallel data output
       // data in = 8'b011111110;
                                                output logic busy
                                                                                 //
Worst case scenarios
                                             Busy signal
       // data in = 8'b10000001;
                                             );
Worst case scenarios
       // data in = 8'b11110000;
                                                 logic line;
Worst case scenarios
                                             UART transmission line signal (output
       data in = $random() % $random()
                                             of tx and input of rx)
+ $random();
       start = 1;
                                                 // Instantiate the UART transmitter
        @(posedge clk);
                                                 uart tx #(
                                                    .TICKS PER BIT (TICKS PER BIT)
       start = 0;
        @(posedge clk);
                                                 ) uart tx (
                                                    .clk(clk),
        wait(~busy);
                                                                             //
                                             System clock
    endtask //automatic
                                                                           //
                                                    .reset(reset),
                                             Synchronous reset
                                                                         // Start
                                                    .start(start),
                                             signal for transmission
                                                    .data_in(data_in), // 8-bit
    initial begin
                                             parallel data to transmit
       repeat(10) // Number of
                                                    .tx(line),
                                                                          // UART
transmissions
                                             transmission line signal
                                                                        // Busy
       send(); // Send data
                                                    .busy(busy)
        $stop; // Stop simulation
                                             signal
    end
    // Monitor outputs
                                                 // Instantiate the UART receiver
    initial begin
                                                 uart rx #(
      // $monitor("rst=%b start=%b
                                                     .TICKS PER BIT (TICKS PER BIT)
data=%b tx=%b busy=%b",
                                                 ) uart rx (
              // reset, start,
                                                    .clk(clk),
                                                                            //
data in, tx, busy);
                                             System clock
                                                    .reset(reset),
   end
                                             Synchronous reset
                                                    .rx(line),
                                                                       // UART
endmodule
// Example: 10 MHz Clock, 115200 baud
                                            transmission line signal
                                                                        // Data
                                                .valid(valid),
// CLKS PER BIT = (Frequency of clk) /
                                           valid signal
```

(Frequency of UART)



```
.data out(data out) // 8-bit
                                                       // data in = 8'b11111111;
                                                                                    //
                                               Worst case scenarios
parallel data output
                                                       // data in = 8'b00000000;
    );
                                                                                    //
                                               Worst case scenarios
endmodule
                                                       // data in = 8'b10101010;
                                                                                    //
                                               Worst case scenarios
module uart_top_tb;
                                                       // data in = 8'b01010101;
                                                                                    //
                                               Worst case scenarios
    // Parameters for simulation
    parameter TICKS PER BIT = 87; //
                                                       // data in = 8'b01111110;
                                                                                    //
Clock ticks per baud period
                                               Worst case scenarios
                                                       // data in = 8'b10000001;
                                                                                    //
    // Clock period for 50 MHz clock
                                               Worst case scenarios
    localparam CLK PERIOD = 20; // 20
                                                       // data in = 8'b11110000;
                                               Worst case scenarios
ns
                                                       data in = $random() % $random()
    logic clk;
                                               + $random();
    logic reset;
                                                       start = 1;
    logic start;
                                                       @(posedge clk);
    logic [7:0] data in;
                                                       start = 0;
    logic [7:0] data out;
                                                       @(posedge clk);
    logic busy;
                                                       wait(~busy);
                                                       if(data in != data out)
    // Instantiate the DUT
                                                           $display("----FAILED-----
                                               Data tx: %h, Data rx: %h", data in,
    uart top #(
        .TICKS PER BIT (TICKS PER BIT)
                                               data out);
    ) uart top (
        .clk(clk),
                                                           $display("----SUCCESS-----
                                               Data tx: %h, Data rx: %h", data in,
        .reset(reset),
        .start(start),
                                               data out);
        .data in (data in),
                                                   endtask //automatic
        .data_out(data_out),
        .busy (busy)
    );
    // Clock generation
                                                   initial begin
    initial begin
                                                       repeat(10) // Number of
        clk = 0;
                                               transmissions
                                                       send(); // Send data
        forever #(CLK PERIOD / 2) clk =
                                                       $stop; // Stop simulation
~clk;
    end
                                                   end
    // Test procedure to send data
                                               endmodule
    task automatic send();
        // Initialize inputs
        reset = 1;
        start = 0;
        // Apply reset
        @(posedge clk);
        reset = 0;
```



else state <= IDLE;</pre>

Appendix D: I2C Module Design Files

reg sda out;

reg i2c scl enable = 0; D.1 i2c master (SystemVerilog) //reg i2c clk = 1;`timescale 1ns / 10ps assign ready = ((rst == 0) && module i2c master((state == IDLE)) ? 1 : 0; input wire clk, assign i2c scl = (i2c scl enable == input wire rst, 0) ? 1 : i2c clk; input wire [6:0] addr, assign i2c_sda = (write_enable == input wire [7:0] data in, 1) ? sda out : 1'bz; input wire enable, input wire rw, always @(posedge clk or negedge clk) begin output reg [7:0] read data, //if (counter2 == (DIVIDE BY/2) output wire ready, - 1) begin output reg [3:0] state, // i2c clk <= ~i2c clk; // counter2 <= 0;</pre> output reg i2c clk = 0, // end inout i2c sda, // else counter2 <= counter2 + 1;</pre> inout wire i2c scl i2c clk <= ~i2c_clk;); end // typedef enum logic [3:0] { always @(negedge i2c clk, posedge IDLE, rst) begin // START, if(rst == 1) begin ADDRESS, // i2c scl enable <= 0; // RW, end else begin // WRITE DATA, if ((state == IDLE) || WRITE ACK, // (state == START) || (state == STOP)) READ DATA, // begin READ_ACK2, // i2c scl enable <= 0; STOP // end else begin // } state t; i2c scl enable <= 1; end // state t state; // Declare a variable end of type state t end localparam IDLE = 0; localparam START = 1; localparam ADDRESS = 2; always @(posedge i2c clk, posedge localparam RW = 3; rst) begin localparam WRITE DATA = 4; if(rst == 1) begin localparam WRITE ACK = 5; state <= IDLE;</pre> localparam READ DATA = 6; end localparam READ ACK2 = 7; else begin localparam STOP = 8; case (state) localparam DIVIDE BY = 1; IDLE: begin if (enable) begin //reg [7:0] state; state <= START;</pre> reg [7:0] saved addr; saved addr <= reg [7:0] saved data; {addr, rw}; reg [7:0] counter; saved data <= reg [7:0] counter2 = 0; data in; reg write enable; end



```
STOP: begin
                 end
                 START: begin
                                                  if(rst == 0) begin
                      counter <= 7;</pre>
                                                                        state <= IDLE;</pre>
                      state <= ADDRESS;</pre>
                 end
                                                  i2c scl enable <= 0;
                 ADDRESS: begin
                                                  end
                      if (counter == 0)
begin
                                                  else
                          state <= RW;
                      end else counter <=</pre>
                                                  state <= START;</pre>
counter - 1;
                                                                    end
                 end
                                                                endcase
                                                           end
                 RW: begin
                                                       end
                      if (i2c sda == 0)
begin
                                                       always @(negedge i2c clk, posedge
                          counter <= 7;</pre>
                                                  rst) begin
                                                           if(rst == 1) begin
if(saved addr[0] == 0) state <=</pre>
                                                               write enable <= 1;
WRITE DATA;
                                                               sda out <= 1;
                          else state <=</pre>
                                                           end else begin
READ DATA;
                                                               case (state)
                      end else state <=</pre>
STOP:
                                                                    START: begin
                 end
                                                                        write enable <= 1;
                                                                        sda out <= 0;
                 WRITE DATA: begin
                                                                    end
                      if(counter == 0)
                                                                    ADDRESS: begin
begin
                          state <=
                                                                        sda_out <=
READ ACK2;
                                                  saved addr[counter];
                      end else counter <=</pre>
                                                                    end
counter - 1;
                 end
                                                                    RW: begin
                                                                        write enable <= 0;
                 READ ACK2: begin
                      if ((i2c sda == 0)
&& (enable == 1)) state <= IDLE;
                                                                    WRITE DATA: begin
                      else state <= STOP;</pre>
                                                                        write enable <= 1;
                 end
                                                                        sda out <=
                                                  saved data[counter];
                 READ DATA: begin
                      read data[counter]
<= i2c sda;
                                                                    WRITE ACK: begin
                      if (counter == 0)
                                                                        write enable <= 1;
state <= WRITE ACK;</pre>
                                                                        sda out <= 0;
                      else counter <=</pre>
                                                                    end
counter - 1;
                                                                    READ DATA: begin
                 end
                                                                        write enable <= 0;
                 WRITE ACK: begin
                    state <= STOP;
                                                  //read data[counter] <= i2c sda;</pre>
                 end
                                                                    end
```



```
STOP: begin
                                                           end
                      write enable <= 1;</pre>
                                                      end
                      sda out <= 1;
                 end
                                                      always @(posedge scl) begin
             endcase
                                                           if (start == 1) begin
        end
                                                               case (state)
    end
                                                                   READ ADDR: begin
                                                                        addr[counter] <=</pre>
endmodule
                                                  sda;
                                                  recived addr[counter] <= sda;</pre>
D.2 i2c slave (SystemVerilog)
                                                                        if(counter == 0)
`timescale 1ns / 10ps
                                                  state <= SEND ACK;</pre>
                                                                        else counter <=</pre>
module i2c slave(
                                                  counter - 1;
        output reg [7:0] recived addr,
                                                                   end
        output reg [7:0] write data,
                                                                   SEND ACK: begin
    inout sda,
    inout scl
                                                                        if(addr[7:1] ==
                                                  ADDRESS) begin
    );
                                                                            counter <= 7;</pre>
                                                                            if(addr[0] ==
    localparam ADDRESS = 7'b0101010;
                                                  0) begin
                                                                                state <=
    localparam READ ADDR = 0;
                                                  READ DATA;
    localparam SEND ACK = 1;
    localparam READ DATA = 2;
                                                                            end
    localparam WRITE DATA = 3;
                                                                            else state <=</pre>
    localparam SEND_ACK2 = 4;
                                                  WRITE DATA;
                                                                        end
                                                                   end
    reg [7:0] addr;
    reg [7:0] counter;
    reg [7:0] state = 0;
                                                                   READ DATA: begin
                                                                        data in[counter] <=</pre>
    reg [7:0] data in = 0;
    reg [7:0] data_out = 8'b11001100;
                                                  sda;
    reg sda_out = 0;
    reg sda in = 0;
                                                  write data[counter] <= sda;</pre>
                                                                        if(counter == 0)
    reg start = 0;
    reg write enable = 0;
                                                  begin
                                                                            state <=
    assign sda = (write enable == 1) ?
                                                  SEND ACK2;
sda_out : 1'bz;
                                                                        end else counter <=</pre>
                                                  counter - 1;
    always @(negedge sda) begin
                                                                   end
        if ((start == 0) && (scl == 1))
                                                                   SEND ACK2: begin
begin
                                                                        state <= READ ADDR;</pre>
             start <= 1;
             counter <= 7;</pre>
        end
                                                                   WRITE DATA: begin
    end
                                                                        if(counter == 0)
    always @(posedge sda) begin
                                                 state <= READ ADDR;</pre>
        if ((start == 1) && (scl == 1))
                                                                        else counter <=
                                                  counter - 1;
begin
                                                                   end
             state <= READ ADDR;</pre>
             start <= 0;
                                                               endcase
             write enable <= 0;
```



```
end
                                                     // Bidirs
    end
                                                     wire i2c sda;
                                                     wire i2c scl;
    always @(negedge scl) begin
        case (state)
                                                     // Instantiate the Unit Under Test
                                                 (UUT)
            READ ADDR: begin
                                                     i2c master master (
                 write enable <= 0;
                                                         .clk(clk),
                                                         .rst(rst),
                                                         .addr (addr),
             SEND ACK: begin
                                                         .data in (data in),
                 sda out <= 0;
                                                         .enable(enable),
                 write enable <= 1;
                                                         .rw(rw),
             end
                                                         .read data (read data),
                                                         .ready (ready),
            READ DATA: begin
                                                         .state(state),
                 write enable <= 0;
                                                         .i2c clk(i2c clk),
                                                         .i2c sda(i2c sda),
                                                         .i2c scl(i2c scl)
            WRITE DATA: begin
                                                     );
                 write enable <= 1;
                 sda out <=
data out[counter];
                                                     i2c slave slave (
                                                     .recived addr (recived addr),
            end
                                                     .write data (write data),
             SEND ACK2: begin
                                                     .sda(i2c sda),
                 sda out <= 0;
                                                     .scl(i2c scl)
                 write enable <= 1;</pre>
                                                     );
             end
        endcase
                                                     initial begin
                                                         clk = 0;
    end
endmodule
                                                         forever begin
                                                             clk = #5 \sim clk;
                                                         end
                                                     end
D.3 i2c testbench (SystemVerilog)
                                                     initial begin
`timescale 1ns / 10ps
                                                         // Initialize Inputs
                                                         clk = 0;
module i2c testbench;
                                                         rst = 1;
    // Inputs
                                                         // Wait 100 ns for global reset
    reg clk;
                                                to finish
    reg rst;
                                                         #10;
    reg [6:0] addr;
    reg [7:0] data in;
                                                         // Add stimulus here
    reg enable;
                                                         rst = 0;
    reg rw;
                                                         addr = 7'b0101010;
                                                         data in = 8'b11101011;
    // Outputs
                                                         rw = 0;
    wire [7:0] read data;
                                                         enable = 1;
        wire [7:0] recived addr;
                                                         #10;
        wire [7:0] write_data;
                                                         //enable = 0;
    wire ready;
        wire [3:0] state;
                                                         #190
        wire i2c_clk;
                                                         rw=1;
```



#300 \$finish; endmodule

end



Appendix E: FIFO Buffer Implementation

This appendix contains the SystemVerilog source code and testbench for a FIFO (First-In-First-Out) memory buffer. FIFO buffers are commonly used in UART communication and processor designs to manage temporary data storage and synchronization between modules.

E.1 FIFO Design

```
module FIFO #(parameter
                           WIDTH = 4,
              parameter
                           DEPTH = 8
//8
  ) ( clk, rst, buf in, buf out, wr en,
rd en, buf empty, buf full,
fifo counter );
input rst, clk, wr_en, rd_en;
input [WIDTH-1:0] buf in;
output[WIDTH-1:0] buf out;
output buf empty, buf full;
//output[6:0] fifo counter;
output[3:0] fifo counter;
logic [WIDTH-1:0] buf out;
logic buf empty, buf full;
//logic [6:0] fifo counter;
//logic [6:0] rd ptr, wr ptr;
logic [3:0] fifo counter;
logic [3:0] rd ptr, wr ptr;
logic [WIDTH-1:0] buf mem[DEPTH-1:0];
always @(fifo counter)
                            // gives the
status flage
begin
   buf empty = (fifo counter== 0);
   buf full = (fifo counter== DEPTH-1);
// this is fifo conuter which counts
data
always @(posedge clk or posedge rst)
begin
   if( rst )
       fifo counter <= 0;
   else if( (!buf full && wr en) && (
!buf empty && rd en ) )
       fifo counter <= fifo counter;</pre>
   else if (!buf full && wr en )
       fifo counter <= fifo counter +
1;
   else if( !buf_empty && rd_en )
```

```
fifo counter <= fifo_counter -</pre>
1;
   else
      fifo counter <= fifo counter;</pre>
end
//fecthing data from the fifo
always @( posedge clk or posedge rst)
begin
   if( rst )
      buf out <= 0;
   else
   begin
      if( rd en && !buf empty )
         buf out <= buf mem[rd ptr];</pre>
      else
         buf out <= buf out;</pre>
   end
end
//writing data into the fifo
always @(posedge clk)
begin
   if ( wr en && !buf full )
      buf mem[ wr ptr ] <= buf in;
      buf mem[ wr ptr ] <= buf mem[</pre>
wr ptr ];
end
//manage the pointer and buffer
always@(posedge clk or posedge rst)
begin
   if ( rst )
   begin
      wr ptr <= 0;
      rd ptr <= 0;
   else begin
      if( !buf full && wr_en )begin
         wr_ptr <= wr_ptr + 1;
       end
      else begin
         wr ptr <= wr ptr;
      if( !buf empty && rd en )begin
          rd ptr <= rd ptr + 1;
      end
```



```
else begin
         rd ptr <= rd ptr;
                                                // Queue implementation
      end
                                                 logic [31:0] queue [$];
   end
                                                //logic [WIDTH-1:0] queue[$:DEPTH-1];
                                              // sample bounded empty queue
end
                                                int i = 0;
endmodule
E.2 FIFO Testbench
                                              integer ridle;
///////TESTBENCH//////////////
                                                // initial block
`timescale 1ns/1ps
                                                initial begin
module FIFO tb ();
  parameter WIDTH = 4;//4
                                                  reset = 1'b1;
  parameter DEPTH = 8; //8
                                                  wr en = 0;
                                                  rd en = 0;
                         clk;
                                                  #16;
// clock
                                                  reset = 1'b0;
  logic
                        reset, wr_en,
                                                  @(posedge clk);
             // input signals
rd en;
  logic [WIDTH-1:0] data in;
                                                  fork
// 32bit input word length
                                                    begin
 logic [WIDTH-1:0] data out;
                                                      repeat(10000) begin
// 32bit output word length
                                                        wr en = 1;
  logic
                         full, empty;
                                                        data in = i+1;
// output indicator signals for full /
                                                        @(posedge clk);
empty
                                                        wr en = 0;
                                                        ridle = $random%10;
 // logic [6:0] fifo counter;
                                                        if (ridle > 0)
 logic [3:0] fifo counter;
                                                        repeat (ridle)
  logic [WIDTH-1:0]
                                                          @(posedge clk);
data out svd fifo [DEPTH:0];
                                                        i++;
//temporary variable to store the
                                                      end
contents of the read mode of FIFO
                                                    end
logic [WIDTH-1:0] data_out_svd_q
[DEPTH:0]; //temporary variable to
                                                  // repeat (5)
store the contents of the POP mode of
                                                  // @(posedge clk);
QUEUE
                                                    begin
                                                      repeat(10000) begin
                                                        rd en = ~empty;
  //generating CLOCK
                                                        @(posedge clk);
  always #10 clk = ~clk;
                                                        rd en = 0;
                                                        ridle = $random%10;
// // Instantiate the FIFO module
                                                        if (ridle > 0)
  FIFO dut (
                                                        repeat (ridle)
    .clk(clk),
                                                          @(posedge clk);
    .rst(reset),
                                                      end
    .buf_in(data_in),
                                                    end
    .buf_out(data_out),
                                                  join
    .wr en(wr en),
    .rd en(rd en),
                                                  #1000
    .buf empty(empty),
                                                  $display("----- NORMAL
    .buf full(full),
                                              STOP----",);
    .fifo counter(fifo counter)
                                                  $stop;
  );
                                                end
```



```
logic rd en d;
always @(posedge clk)
  rd_en_d <= rd_en & ~empty;</pre>
int rcnt;
                                               // if wr en asserted
                                               always_ff @(posedge clk)
logic [WIDTH-1:0] mdl_data;
always @(posedge clk)
                                                 begin
if (rd en d) begin
                                                 if(wr en & !full)
 rcnt <= rcnt + 1;</pre>
                                                   begin
  mdl data = queue.pop front();
                                                       queue.push back(data in);
  if (mdl data != data out)
                                                       $display("queue = %p",queue);
  $display("RD %3d MISMATCH RTL %d
                                                    end
EXPTD %d",rcnt,data_out,mdl_data);
                                                 end
  if (mdl_data != data_out)
    $stop;
end
                                               endmodule : FIFO tb
```

GitHub:

https://github.com/RAOUMERTC73/FYDP2021 -RISCV-for-SOC?tab=readme-ov-file