Installing Verilator on Ubuntu /Installing Verilator Using Binary Release



Created by: Rao Muhammad Umer

Download and Extract Binary Release

- Download the OSS CAD Suite binary release package:
- Command: wget https://github.com/YosysHQ/oss-cad-suite-build/releases/download/2024-04-09/oss-cad-suite-linux-x64-20240409.tgz
- Create a directory named "Utils" in the user's home directory:
- Command: mkdir ~/Utils
- Extract the downloaded package into the "Utils" directory:
- Command: tar xzf oss-cad-suite-linux-x64-20240409.tgz -C ~/Utils

Verify Verilator Installation

- Execute Verilator to verify its installation:
- Command: /home/ubuntu/Utils/oss-cad-suite/bin/verilator
- Check the version of the installed Verilator:
- Command: /home/ubuntu/Utils/oss-cad-suite/bin/verilator -version

Update PATH Environment Variable

- Open the .bashrc file for editing:
- Command: nano ~/.bashrc
- List the Verilator executable file's permissions and location:
- Command: Is -I ~/Utils/oss-cad-suite/bin/verilator
- Add Verilator binary directory to the PATH environment variable:
- Command: export PATH=\${PATH}:/home/ubuntu/Utils/oss-cad-suite/bin/
- Display the updated PATH variable & Verify the default shell:
- Command: echo \$PATH & echo \$SHELL

Edit .bashrc Configuration & Final Verification

- Open the .bashrc file in a text editor for modification of the path of verilator :
- Command: code ~/.bashrc // open the vscode on bashrc file
- Add this path to the bashrc file and save the file and exit.
- export PATH=\${PATH}:/home/ubuntu/Utils/oss-cad-suite/bin/
- OR: alias verilator='/home/ubuntu/Utils/oss-cad-suite/bin/verilator'
- Run Verilator to ensure it's accessible after updating the PATH:
- Command: verilator
- Check the version of Verilator again: verilator --version

Installing and Using GTKWave

Install GTKWave:

- Install GTKWave, a waveform viewer for digital simulation traces:
- Command: sudo apt-get install gtkwave

View Simulation Waveforms:

- Open GTKWave and load the specified waveform file for visualization:
- Command: gtkwave OR gtkwave <waveform_file>

GTKWave Commands

- Check the version of installed GTKWave:
- Command: gtkwave --version
- Display help information about GTKWave and its usage:
- Command: gtkwave --help
- Access the GTKWave manual for detailed documentation:
- Command: man gtkwave

Explanation of Verilator Flags

- --binary:
- Flag: --binary
- Explanation: Specifies that Verilator should generate a binary executable for the simulation. This means that Verilator compiles the specified Verilog/SystemVerilog files into a binary executable file that can be run to perform the simulation.
- --timing:
- Flag enabling timing simulation. When specified, Verilator will perform timing-accurate simulation, considering the delays specified in the Verilog/SystemVerilog design. This is useful for simulations where timing behavior is important, such as when verifying clocked designs.

Explanation of Verilator Flags

- --CC:
- Flag: --cc
- Explanation: Instructs Verilator to generate C++ code for the simulation.
 Verilator generates C++ code from the specified Verilog/SystemVerilog files, allowing users to compile the generated code using a C++ compiler.
- --trace:
- Flag: --trace
- Explanation: Enables tracing during the simulation. Tracing records the activity and behavior of signals and variables in the design during simulation. It generates a VCD (Value Change Dump) file, which can be used with waveform viewers like GTKWave to visualize and analyze the simulation results.

Explanation of Verilator Flags

- --exe:
- Flag: --exe
- Explanation: Specifies that Verilator should generate an executable file for the simulation. Verilator compiles the generated C++ code into an executable file that can be run to perform the simulation.
- -o simulation:
- Option: -o simulation
- Explanation: Specifies the name of the output file for the Verilator simulation. In this case, -o simulation indicates that the output executable file should be named "simulation". This option allows users to specify a custom name for the simulation executable generated by Verilator.

Open the the editor create the design file.sv and design_testbench.sv

```
    test.sv

                ≡ test tb.sv •

    test_tb.sv

       module test tb();
          req a;
          req b;
          wire y;
          test dut(.a(a) ,.b(b),.y(y));
          /* Wno-unused*/
          initial begin
            a=0; b=0;#10;
            a=0; b=1:#10;
            a=1: b=0:#10:
 11
            a=1: b=1:#10:
          end
         initial begin
            $dumpfile("test tb.vcd");
 17
            $dumpvars(0);
 18
 19
          end
          endmodule
 22
```

Now, use this commad to run your design and testbench in terminal:

- Command: cd Desktop/linux_commad/vscode/sample_test/
- Command: verilator --binary test.sv test_tb.sv --timing --trace
- Command: cd ./obj_dir/
- Command: Is // in this time dump.vcd file not created
- Command: ./Vtest // after run this file you see the dump.vcd file
- Command: gtkwave 'test_tb.vcd'
 now, see the video for this commad in next slide.

```
1+1
                                 ubuntu@ubuntu: ~
ubuntu@ubuntu:~$
```

- This commad is optional if you use this methods also work fines.
- 1st Step:
- Command: cd Desktop/linux_commad/vscode/sample_test/
- Explanation: Change directory to the specified path using the provided terminal shortcut. This command navigates to the directory where Verilog/SystemVerilog files and simulations are located.
- 2nd Step:
- Command: verilator --binary test.sv test_tb.sv --top test_tb
- Explanation: Compile the Verilog/SystemVerilog files test.sv and test_tb.sv using Verilator. The --top flag specifies the top-level module as test_tb.

- 3rd Step:
- Command: verilator --binary --cc test.sv test_tb.sv --trace --exe -o simulation
- Explanation: Compile the Verilog/SystemVerilog files test.sv and test_tb.sv with tracing enabled, creating an executable named simulation. This command prepares the Verilog/SystemVerilog files for simulation.
- 4th Step:
- Command: cd ./obj_dir/
- Explanation: Change directory to the obj_dir where Verilator output files are stored. This directory typically contains the compiled object files generated during the Verilator compilation process.

- 5th Step:
- Command: Is
- Explanation: List the files in the obj_dir directory. This command is used to verify the contents of the directory, ensuring that the Verilator compilation process generated the necessary output files.
- 6th Step:
- Command: ./out.vvp
- Explanation: Run the Verilog simulation executable out.vvp. This command executes the compiled Verilog/SystemVerilog simulation, initiating the simulation process.

- 7th Step:
- Command: ./simulation
- Explanation: Execute the simulation program. This command runs the compiled simulation program generated by Verilator, allowing for the simulation of the Verilog/SystemVerilog design.
- Final Step:
- Command: gtkwave OR gtkwave 'dump.vcd'
- Explanation: Open GTKWave to visualize simulation waveforms.
 GTKWave is a waveform viewer that allows users to analyze and visualize simulation results, making it easier to debug and understand the behavior of digital designs.

You can also create the commad file:

Open editor create the .f extension file.

Run commad for this file:

verilator -f verilator.f

```
    ▼ verilator.f

       lint.vlt
       --binary
      test.sv
      test tb.sv
      //--lint-only
       --timing
      //-Wall
       --trace
```

```
    ▼ verilator.f

     lint.vlt
     --binary
     test.sv
     test tb.sv
     //--lint-only
     --timing
     --trace
     // these are some other usefull feature of verilator
     //strict warnings
10
     -Wall
12
     //Don't exit on warnings
     -Wno-fatal
14
     //fully parallelized
15
     - i o
     //enable systemverilog assertions
16
17
     --assert
18
     // dump as FST (comressed version of vcd)
     --trace-fst
19
     //dump structs as human-readable format
20
21
     --trace-structs
     //all explicit Xs are replaced by a constant value determined at runtime
22
     --x-assign unique
23
     //all variable are randomly initialized (if +verilator +rand+reset+2)
      --x-initial unique
25
26
```

Simulation time comparison

Verilator Vs Modelsim

```
ubuntu@ubuntu:~/Desktop/linux_commad/vscode/sample_test$ cd ./obj dir/
                                                                                                        .
buntu@ubuntu:~/Desktop/Dreambig_projects/A1/sim$ time vsim -c mux 4x1 case tb -do "run -a;exit"
ubuntu@ubuntu:~/Desktop/linux_commad/vscode/sample_test/obj_dir$ ls
                                                                                                      Reading pref.tcl
                              VFIFO Trace 0.cpp
                                                                            VFIFO classes.mk
                              VFIFO Trace 0 Slow.cpp
                                                                            Vmux 4x1 case
                                                                                                      # 2020.1
VFIFO.CDD
                              VFIFO 024root.h
                                                                            Vmux 4x1 case.cpp
VFIFO.h
                              VFIFO 024root DepSet h770dc8ce 0.cpp
                                                                            Vmux 4x1 case.h
                                                                                                      # vsim -c mux 4x1 case tb -do "run -a:exit"
VFIFO.mk
                              VFIFO 024root DepSet h770dc8ce 0 Slow.cpp
                                                                           Vmux 4x1 case.mk
                                                                                                      # Start time: 13:23:12 on Apr 18.2024
VFIFO ALL.a
                              VFIFO 024root DepSet h7fecda0d 0.cpp
                                                                            Vmux 4x1 case ALL.a
                                                                                                      # Loading sv std.std
VFIFO ALL.CDD
                              VFIFO 024root DepSet h7fecda0d 0 Slow.cpp
                                                                           Vmux 4x1 case ALL.cpp
                                                                                                      # Loading work.mux 4x1 case tb
VFIFO ALL.d
                              VFIFO 024root Slow.cpp
                                                                            Vmux 4x1 case ALL.d
                                                                                                      # Loading work.mux 4x1 case
VFIFO ALL.o
                              VFIFO main.cpp
                                                                            Vmux 4x1 case ALL.o
VFIFO SVMS.CDD
                              VFIFO pch.h
                                                                                                      # result is correct v(case mux rtl) == out check task(if mux task)
                                                                            Vmux 4x1 case Svms.cpp
VFIFO Syms.h
                              VFIFO ver.d
                                                                            Vmux 4x1 case Syms.h
                                                                                                      # v = 0110 == out check task = 0110
VFIFO TraceDecls 0 Slow.cpp VFIFO verFiles.dat
                                                                            Vmux 4x1 case TraceDecls
                                                                                                      # result is correct y(case mux rtl) == out check task(if mux task)
ubuntu@ubuntu:~
                                                test/obj dirS time ./Vmux 4x1 case
                                                                                                      # y = 1110 == out check task = 1110
result is correct y(case mux rtl) == out check task(if mux task)
                                                                                                      # result is correct y(case mux rtl) == out check task(if mux task)
y = 0100 == out check task = 0100
                                                                                                      # y = 0100 == out check task = 0100
result is correct y(case mux rtl) == out check task(if mux task)
                                                                                                      # result is correct y(case mux rtl) == out check task(if mux task)
y = 0111 == out check task = 0111
                                                                                                      # y = 1110 == out check task = 1110
result is correct y(case mux rtl) == out check task(if mux task)
                                                                                                      # result is correct y(case mux rtl) == out check task(if mux task)
y = 0101 == out check task = 0101
                                                                                                      # y = 0000 == out check task = 0000
result is correct y(case mux rtl) == out check task(if mux task)
                                                                                                      # result is correct y(case mux rtl) == out check task(if mux task)
y = 0101 == out check task = 0101
                                                                                                      # y = 1000 == out check task = 1000
result is correct y(case mux rtl) == out check task(if mux task)
                                                                                                      # result is correct y(case mux rtl) == out check task(if mux task)
y = 0010 == out check task = 0010
                                                                                                      # y = 0110 == out check task = 0110
result is correct y(case mux rtl) == out check task(if mux task)
                                                                                                      # result is correct y(case_mux_rtl) == out_check_task(if_mux_task)
y = 1110 == out check task = 1110
                                                                                                        y = 0000 == out check task = 0000
result is correct y(case_mux_rtl) == out_check_task(if_mux_task)
                                                                                                        result is correct y(case mux rtl) == out check task(if mux task)
                                                                                                         y = 1000 == out_check_task = 1000
y = 1101 == out check task = 1101
                                                                                                         result is correct y(case mux rtl) == out check task(if mux task)
result is correct y(case mux rtl) == out check task(if mux task)
                                                                                                        y = 0011 == out_check_task = 0011
y = 1000 == out check task = 1000
result is correct y(case mux rtl) == out check task(if mux task)
                                                                                                        ** Note: $stop
                                                                                                                          : mux 4x1 case tb.sv(74)
y = 1110 == out check task = 1110
                                                                                                            Time: 100 ps Iteration: 0 Instance: /mux 4x1 case tb
result is correct y(case mux rtl) == out check task(if mux task)
                                                                                                      # Break in Module mux 4x1 case tb at mux 4x1 case tb.sv line 74
 = 1011 == out check task = 1011
                                                                                                       # Stopped at mux 4x1 case tb.sv line 74
%Error: mux 4x1 case tb.sv:76: Verilog $stop
                                                                                                       # exit
                                                                                                        End time: 13:23:12 on Apr 18,2024, Elapsed time: 0:00:00
Aborted (core dumped)
                                                                                                       # Errors: 0, Warnings: 0
real
       0m0.091s
                                                                                                       real
                                                                                                               0m0.921s
       0m0.005s
                                                                                                               0m0.548s
       0m0.000s
                                                                                                               0m0.090s
```

Verilator run simulations faster as compare to Modelsim

04/23/2024 20

- ModelSim:
- Supports four-state variables (0, 1, X, Z).
- Suitable for designs involving VHDL or Verilog with extensive use of four-state logic.
- Provides comprehensive support for both VHDL and Verilog languages.
- Offers a range of simulation modes and advanced debugging tools.
- Commercial product with licensing requirements.
- Verilator:
- Primarily deals with two-state logic (0, 1).
- Optimized for synthesizable RTL code simulation.
- May not directly support four-state variables like X and Z.
- Open-source tool under the GNU LGPL, freely available.
- Known for high simulation speed, particularly for large designs.

THANKYOU