Cryptographic Functions Programming Manual

AX8052 Cryptographic Functions



TABLE OF CONTENTS

T	ABLE	OF CONTENTS	2
1	. Intr	roduction	3
2	. Acı	ronyms and Abbreviations	4
3	. Ado	dress spacedress	5
	3.1	X register address map	
	3.2	Register overview	
4	. Rar	ndom Number Generator	8
	4.1	Register: RNGMODE	9
	4.2	Register: RNGBYTE	10
	4.3 Re	gister : RNGCLKSRC0	10
	4.4 Re	gister : RNGCLKSRC1	11
5	. AE	S	12
	5.1 Reg	gister : AESMODE	12
	5.2 Reg	gister : AESCONFIG	12
	5.3 Reg	gister : <i>AESKEYADDR0,</i> AESKEYADDR1	13
	5.4 Reg	gister : AESINADDR0, AESINADDR1	13
	5.5 Reg	gister : AESOUTADDR0, AESOUTADDR1	13
	5.6 Reg	gister : AECCURBLOCK	13
6	. HIS	STORY	14
7	Cor	ntact Information	15

1. Introduction

AX8052 features cryptographic hardware, namely a True Random Number Generator (RNG) and a high speed Advanced Encryption Standard (AES) encryption/decryption engine.

The True Random Number Generator produces, after postprocessing, cryptographic quality random numbers that pass the NIST Statistical Test Suite for Random Number Generators.

The AES engine supports AES-128, AES-192 and AES-256 international standards, as well as programmable round numbers and software key schedule generation to allow longer key lengths for higher security applications. It supports ECB, CFB and OFB chaining modes directly in hardware. Multi-Megabit/s data rates can be achieved thanks to the dedicated DMA controller that reads input data and the keystream directly from X RAM and stores output data into X RAM.

A software support library, libmfcrypto, software support routines, such as AES keystream expansion, as well as additional, software-only, algorithms, such as DES.

2. ACRONYMS AND ABBREVIATIONS

AX8052 MCU 8052

3. Address space

For a description of the AX8052 memory architecture and address spaces, please refer to the AX8052 Family Programming Manual.

3.1 X REGISTER ADDRESS MAP

Address	Register									
Hex	0	1	2	3	4	5	6	7		
	8	9	А	В	С	D	Е	F		
0x7080-	RNGMODE	RNGBYTE	RNGCLKSRC0	RNGCLKSRC1	-	_	-	-		
0x708F	_	-	-	-	-	_	-	-		
0x7090-	<u>AESMODE</u>	AESCONFIG	AESKEYADDR0	AESKEYADDR1	AESINADDR0	AESINADDR1	AESOUTADDR0	AESOUTADDR1		
0x709F	AESCURBLOCK	-	-	-	-	_	-	-		

3.2 REGISTER OVERVIEW

Addr	Name	Dir	R	Reset	Bit								Description
Hex					7	6	5	4	3	2	1	0	
Rando	Random Number Generator												
7080	RNGMODE	RW	R	_	RNG AVAIL	_	_	-	RNGENTR	OPY(2:0)		RNG IRQ EN	Random Number Generator Mode
7081	RNGBYTE	R	R		RNGBYTE	(7:0)							Random Byte
7082	RNGCLKSRC0	RW	R	001111	_	_	RNGCLKD	IV0(2:0)		RNGCLKSRC0(2:0)			Random Number Generator Clock Source 0
7083	RNGCLKSRC1	RW	R	000111	_	_	RNGCLKD	RNGCLKDIV1(2:0)		RNGCLKSRC1(2:0)			Random Number Generator Clock Source 1
AES													
7090	AESMODE	RW	R	00000000	AES RUN	AES INV	AESCOUN'	T(5:0)					AES Mode

Addr	Name	Dir	R	Reset	Bit							
Hex					7	6	5	4	3	2	1	0
7091	<u>AESCONFIG</u>	RW	R	00001010	AESCMOD	E(1:0)	AESROUNDS(5:0)					
7092	AESKEYADDR0	RW	R	00000000	AESKEYAD	AESKEYADDR(7:0)						
7093	AESKEYADDR1	RW	R	00000000	AESKEYADDR(15:8)							
7094	AESINADDR0	RW	R	00000000	AESINADD	R(7:0)						
7095	AESINADDR1	RW	R	00000000	AESINADD	R(15:8)						
7096	AESOUTADDR0	RW	R	00000000	AESOUTADDR(7:0)							
7097	AESOUTADDR1	RW	R	00000000	AESOUTADDR(15:8)							
7098	AESCURBLOCK	R	R		AES RUN – AESCURBLOCK(5:0)							

4. RANDOM NUMBER GENERATOR

The Random Number Generator uses on-chip noise sources to generate a string of random bits. This is in contrast to pseudo-random number generators often used, which only look random but are in fact generated by a deterministic algorithm.

The output of the Random Number Generator passes the FIPS Test Suite. For high security applications, bits from the <u>RNGBYTE</u> should not be used directly, however, because each bit provides only slightly less than one bit entropy. Bits should be fed however into an entropy pool first.

The recommended settings are:

Register	Value
RNGMODE	0x0F
RNGCLKSRC0	0x09
RNGCLKSRC1	0x00

4.1 REGISTER: RNGMODE

Name	Bits	R/W	Reset	Description
RNGIRQEN	0	RW	0	Random Number Generator Interrupt Enable
RNGENTROPY	3:1	RW	111	Entropy assumed to be within one input bit Bits Meaning 000 1 Bit 001 $\frac{1}{2}$ Bit 010 $\frac{1}{4}$ Bit 100 $\frac{1}{16}$ Bit 101 $\frac{1}{32}$ Bit 110 $\frac{1}{64}$ Bit 111 $\frac{1}{128}$ Bit
RNGAVAIL	7	R	_	When 1, a random byte is available in RNGBYTE; this bit is cleared by reading RNGBYTE

4.2 REGISTER: RNGBYTE

Name	Bits	R/W	Reset	Description
RNGBYTE	7:0	R	_	Random Byte

4.3 REGISTER: RNGCLKSRC0

Name	Bits	R/W	Reset	Description		
RNGCLKSRC0	2:0	RW	111	Clock Source		
				Bits	Meaning	
				000	FRCOSC	
				001	LPOSC	
				010	xosc	
				011	LPXOSC	
				100	RSYSCLK	
				101	TOCLK	
				110	System Clock	
				111	Off	
RNGCLKDIV0	5:3	RW	001	Clock	Prescaler	
				Bits	Meaning	
				000	×2	
				001	×1	
				010	÷2	
				011	÷4	
				100	÷8	
				101	÷16	
				110	÷32	
				111	÷64	

4.4 REGISTER: RNGCLKSRC1

Name	Bits	R/W	Reset	Descr	iption
RNGCLKSRC1	2:0	RW	111	Clock	Source
				Bits	Meaning
				000	FRCOSC
				001	LPOSC
				010	xosc
				011	LPXOSC
				100	RSYSCLK
				101	T0CLK
				110	System Clock
				111	Off
RNGCLKDIV1	5:3	RW	000	Clock	Prescaler
				Bits	Meaning
				000	÷1
				001	÷2
				010	÷4
				011	÷8
				100	÷16
				101	÷32
				110	÷64
				111	÷128

5. AES

The AES Block implements the government mandated Advanced Encryption Standard (AES) encryption algorithm data path. It offers a programmable round number, a programmable number of 16 Byte blocks and the ECB, CFB and OFB modes are directly implemented in hardware.

It encrypts or decrypts a buffer in X memory into a buffer in X memory. Since it features 16 bit wide datapaths into X memory, it is recommended that its buffers be even address aligned. A small performance penalty results from using odd address aligned buffers.

The key schedule must be precomputed in software and stored in a keystream buffer (up to about 256 Bytes) somewhere in X memory.

5.1 REGISTER : AESMODE

Name	Bits	R/W	Reset	Description
AESCOUNT	5:0	RW	000000	AES Input/Output Buffer Length (number of 16 Byte or 128 Bit AES Blocks)
AESINV	6	RW	0	AES Mode; 0 = encrypt, 1 = decrypt
AESRUN	7	RW	0	AES Run; writing 1 starts encryption/decryption

5.2 REGISTER: AESCONFIG

Name	Bits	R/W	Reset	Description		
AESROUNDS	5:0	RW	001010	Number of Rounds; usually 10 for AES-128, 12 for AES-192 and 14 for AES-256		
AESCMODE	7:6	RW	00	AES Cipher Chaining Mode		
				Bits	Meaning	
				00	ECB (Electronic Codebook)	
				01	invalid	
				10 CFB (Cipher Feedback)		
				11	OFB (Output Feedback)	

5.3 REGISTER: AESKEYADDRO, AESKEYADDR1

Name	Bits	R/W	Reset	Description
AESKEYADDR	15:0	RW	0x0000	X Space Address of the Keystream Buffer

5.4 REGISTER: AESINADDRO, AESINADDR1

Name	Bits	R/W	Reset	Description
AESINADDR	15:0	RW	0x0000	X Space Address of the Input Buffer

5.5 REGISTER: AESOUTADDRO, AESOUTADDR1

Name	Bits	R/W	Reset	Description
AESOUTADDR	15:0	RW	0x0000	X Space Address of the Output Buffer

5.6 REGISTER: AECCURBLOCK

Name	Bits	R/W	Reset	Description
AESCURBLOCK	5:0	R		Current Block (16 Byte, 128 Bit chunk); Processing starts at 1 and ends at AESCOUNT
AESRUN	7	R		AES Run; 1 means encryption/decryption ongoing, 0 means idle

6. HISTORY

Version	Date	Comments
1.0		Added AX8052 Crypto programming manual details
1.1	12-Feb-2019	Format changes

7. CONTACT INFORMATION

ON Semiconductor

Oskar-Bider-Strasse 1

CH-8600 Dübendorf

SWITZERLAND

Phone +41 44 882 17 07

Fax +41 44 882 17 09

Email sales@onsemi.com

www.onsemi.com

For further product related or sales information please visit our website or contact your local representative.

ON Semiconductor and litare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/odf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guaranteeregarding the suitability of its products for any particular purpose, nordoes ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdicion or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify an