

# RISC-V: Open Hardware for Your Open Source Software

Arun Thomas  
@arunthomas  
[arun.thomas@acm.org](mailto:arun.thomas@acm.org)  
FOSDEM 2017



# Talk Overview

- Goal: Give you a tour of the RISC-V ISA and ecosystem
  - RISC-V 101
  - Hardware Landscape
  - Software Landscape



**101**

RISC-V is an open  
instruction set  
**specification.**

You can build open source or  
proprietary implementations.  
Your **choice**.

No licensing fees,  
No contract negotiations,  
No **lawyers**.



# RISC-V

- **Modest Goal:** “Become the standard ISA for all computing devices”
  - Microcontrollers to supercomputers
- Designed for
  - Research
  - Education
  - Commercial use

# RISC-V: The Responsible Parties



Krste Asanović, David Patterson,  
Andrew Waterman, and Yunsup Lee





# Origin of RISC-V

- Krste et al. began searching for a common research ISA
  - x86 and ARM: too complex, IP issues
  - Embarked on a “3-month project” to develop their own clean-slate ISA (Summer 2010)
- Released frozen User specification in May 2014
- RISC-V Foundation formed in August 2015

# RISC-V Foundation

## Mission Statement

The RISC-V Foundation is a non-profit consortium chartered to **standardize, protect, and promote the free and open RISC-V instruction set architecture** together with its hardware and software ecosystem for use in all computing devices.

# RISC-V Foundation

- RISC-V Foundation is a non-profit organization
- 50+ members have joined the Foundation
- Broad commercial and academic interest
- Sold out the 5th Workshop (350+ attendees representing 107 companies & 29 universities)

# RISC-V Foundation: Platinum Members



# RISC-V Foundation: Gold, Silver, & Auditor Members



# RISC-V ISA

- **Fifth** RISC ISA from Berkeley, so RISC-**V**
- **Modular** ISA: Simple base instruction set plus extensions
  - 32-bit, 64-bit, and 128-bit ISAs
  - <50 hardware instructions in the base ISA
- Designed for extension/customization

# RISC-V ISA Overview

- Base integer ISAs
  - RV32I, RV64I, RV128I
- Standard extensions
  - **M**: Integer multiply/divide
  - **A**: Atomic memory operations
  - **F**: Single-precision floating point
  - **D**: Double-precision floating point
  - **G**: IMAFD, "General purpose" ISA

Base Integer Instructions: RV32I, RV64I, and RV128I						RV Privileged Instructions				
Category	Name	Fmt	RV32I Base		+RV{64,128}	Category	Name	RV mnemonic		
Loads	Load Byte	I	LB	rd,rs1,imm		CSR Access	Atomic R/W	CSRRW	rd,csr,rs1	
	Load Halfword	I	LH	rd,rs1,imm			Atomic Read & Set Bit	CSRRS	rd,csr,rs1	
	Load Word	I	LW	rd,rs1,imm	L{D Q} rd,rs1,imm		Atomic Read & Clear Bit	CSRRC	rd,csr,rs1	
	Load Byte Unsigned	I	LBU	rd,rs1,imm			Atomic R/W Imm	CSRRWI	rd,csr,imm	
	Load Half Unsigned	I	LHU	rd,rs1,imm	L{W D}U rd,rs1,imm		Atomic Read & Set Bit Imm	CSRRSI	rd,csr,imm	
Stores	Store Byte	S	SB	rs1,rs2,imm		Atomic Read & Clear Bit Imm	CSRRCI	rd,csr,imm		
	Store Halfword	S	SH	rs1,rs2,imm		Change Level	Env. Call	ECALL		
	Store Word	S	SW	rs1,rs2,imm	S{D Q} rs1,rs2,imm		Environment Breakpoint	EBREAK		
Shifts	Shift Left	R	SLL	rd,rs1,rs2	SLL{W D} rd,rs1,rs2		Trap Redirect to Supervisor	Environment Return	ERET	
	Shift Left Immediate	I	SLLI	rd,rs1,shamt	SLLI{W D} rd,rs1,shamt	Redirect Trap to Hypervisor		MRTS		
	Shift Right	R	SRL	rd,rs1,rs2	SRL{W D} rd,rs1,rs2	Hypervisor Trap to Supervisor		MRTS		
	Shift Right Immediate	I	SRLI	rd,rs1,shamt	SRLI{W D} rd,rs1,shamt	Interrupt	Wait for Interrupt	WFI		
	Shift Right Arithmetic	R	SRA	rd,rs1,rs2	SRA{W D} rd,rs1,rs2		MMU	Supervisor FENCE	SFENCE.VM rs1	
	Shift Right Arith Imm	I	SRAI	rd,rs1,shamt	SRAI{W D} rd,rs1,shamt					
Arithmetic	ADD	R	ADD	rd,rs1,rs2	ADD{W D} rd,rs1,rs2	Optional Compressed (16-bit) Instruction Extension: RVC				
	ADD Immediate	I	ADDI	rd,rs1,imm	ADDI{W D} rd,rs1,imm					
	SUBtract	R	SUB	rd,rs1,rs2	SUB{W D} rd,rs1,rs2	Category	Name	Fmt	RVC	RVI equivalent
	Load Upper Imm	U	LUI	rd,imm		Loads	Load Word	CL	C.LW rd',rs1',imm	LW rd',rs1',imm*4
	Add Upper Imm to PC	U	AUIPC	rd,imm			Load Word SP	CI	C.LWSP rd,imm	LW rd,sp,imm*4
Logical	XOR	R	XOR	rd,rs1,rs2			Load Double	CL	C.LD rd',rs1',imm	LD rd',rs1',imm*8
	XOR Immediate	I	XORI	rd,rs1,imm			Load Double SP	CI	C.LDSP rd,imm	LD rd,sp,imm*8
	OR	R	OR	rd,rs1,rs2			Load Quad	CL	C.LQ rd',rs1',imm	LQ rd',rs1',imm*16
	OR Immediate	I	ORI	rd,rs1,imm		Load Quad SP	CI	C.LQSP rd,imm	LQ rd,sp,imm*16	
	AND	R	AND	rd,rs1,rs2		Stores	Store Word	CS	C.SW rs1',rs2',imm	SW rs1',rs2',imm*4
AND Immediate	I	ANDI	rd,rs1,imm		Store Word SP		CSS	C.SWSP rs2,imm	SW rs2,sp,imm*4	
Compare	Set <	R	SLT	rd,rs1,rs2			Store Double	CS	C.SD rs1',rs2',imm	SD rs1',rs2',imm*8
	Set < Immediate	I	SLTI	rd,rs1,imm			Store Double SP	CSS	C.SDSP rs2,imm	SD rs2,sp,imm*8
	Set < Unsigned	R	SLTU	rd,rs1,rs2			Store Quad	CS	C.SQ rs1',rs2',imm	SQ rs1',rs2',imm*16
	Set < Imm Unsigned	I	SLTIU	rd,rs1,imm		Store Quad SP	CSS	C.SQSP rs2,imm	SQ rs2,sp,imm*16	
Branches	Branch =	SB	BEQ	rs1,rs2,imm		Arithmetic	ADD	CR	C.ADD rd,rs1	ADD rd,rd,rs1
	Branch ≠	SB	BNE	rs1,rs2,imm			ADD Word	CR	C.ADDW rd,rs1	ADDW rd,rd,imm
	Branch <	SB	BLT	rs1,rs2,imm			ADD Immediate	CI	C.ADDI rd,imm	ADDI rd,rd,imm
	Branch ≥	SB	BGE	rs1,rs2,imm			ADD Word Imm	CI	C.ADDIW rd,imm	ADDIW rd,rd,imm
	Branch < Unsigned	SB	BLTU	rs1,rs2,imm			ADD SP Imm * 16	CI	C.ADDI16SP x0,imm	ADDI sp,sp,imm*16
Jump & Link	J&L	UJ	JAL	rd,imm		ADD SP Imm * 4	CIW	C.ADDI4SPN rd',imm	ADDI rd',sp,imm*4	
	Jump & Link Register	UJ	JALR	rd,rs1,imm		Load Immediate	CI	C.LI rd,imm	ADDI rd,x0,imm	
Synch	Synch thread	I	FENCE			Load Upper Imm	CI	C.LUI rd,imm	LUI rd,imm	
	Synch Instr & Data	I	FENCE.I			MoVe	CR	C.MV rd,rs1	ADD rd,rs1,x0	
System	System CALL	I	SCALL			SUB	CR	C.SUB rd,rs1	SUB rd,rd,rs1	
	System BREAK	I	SBREAK			Shifts	Shift Left Imm	CI	C.SLLI rd,imm	SLLI rd,rd,imm
Counters	ReaD CYCLE	I	RDCYCLE	rd			Branches	Branch=0	CB	C.BEQZ rs1',imm
	ReaD CYCLE upper Half	I	RDCYCLEH	rd		Branch≠0		CB	C.BNEZ rs1',imm	BNE rs1',x0,imm
	ReaD TIME	I	RDTIME	rd		Jump	Jump	CJ	C.J imm	JAL x0,imm
	ReaD TIME upper Half	I	RDTIMEH	rd			Jump Register	CR	C.JR rd,rs1	JALR x0,rs1,0
	ReaD INSTR RETired	I	RDINSTRET	rd		Jump & Link	J&L	CJ	C.JAL imm	JAL ra,imm
ReaD INSTR upper Half	I	RDINSTRETH	rd		Jump & Link Register		CR	C.JALR rs1	JALR ra,rs1,0	
						System	Env. BREAK	CI	C.EBREAK	EBREAK

32-bit Instruction Formats																16-bit (RVC) Instruction Formats																		
R I S B U J	31	30	25	24	21	20	19	15	14	12	11	8	7	6	0	CR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	funct7						rs2			rs1		funct3		rd		opcode	funct4				rd/rs1				rs2				op					
	imm[11:0]						rs2			rs1		funct3		rd		opcode	funct3				imm				rd/rs1				op					
	imm[11:5]						rs2			rs1		funct3		imm[4:0]		opcode	funct3				imm				rs2				op					
	imm[12]		imm[10:5]				rs2			rs1		funct3		imm[4:1]		imm[11]		opcode	funct3				imm				rs1'		imm		rd'		op	
	imm[31:12]																rd		opcode	funct3				imm				rs1'		imm		rs2'		op
	imm[20]		imm[10:1]				imm[11]			imm[19:12]						rd		opcode	funct3				offset				rs1'		offset				op	
	imm[20]		imm[10:1]				imm[11]			imm[19:12]						rd		opcode	funct3				jump target								op			
	imm[20]		imm[10:1]				imm[11]			imm[19:12]						rd		opcode	funct3				jump target								op			
imm[20]		imm[10:1]				imm[11]			imm[19:12]						rd		opcode	funct3				jump target								op				

*RISC-V Integer Base (RV32I/64I/128I), privileged, and optional compressed extension (RVC). Registers x1-x31 and the pc are 32 bits wide in RV32I, 64 in RV64I, and 128 in RV128I (x0=0). RV64I/128I add 10 instructions for the wider formats. The RVI base of <50 classic integer RISC instructions is required. Every 16-bit RVC instruction matches an existing 32-bit RVI instruction. See risc.org.*



Optional Multiply-Divide Instruction Extension: RVM					
Category	Name	Fmt	RV32M (Multiply-Divide)	+RV{64,128}	
<b>Multiply</b>	MULTiply	R	MUL rd,rs1,rs2	MUL{W D}	rd,rs1,rs2
	MULTiply upper Half	R	MULH rd,rs1,rs2		
	MULTiply Half Sign/Uns	R	MULHSU rd,rs1,rs2		
	MULTiply upper Half Uns	R	MULHU rd,rs1,rs2		
<b>Divide</b>	DIVide	R	DIV rd,rs1,rs2	DIV{W D}	rd,rs1,rs2
	DIVide Unsigned	R	DIVU rd,rs1,rs2		
<b>Remainder</b>	REMAinder	R	REM rd,rs1,rs2	REM{W D}	rd,rs1,rs2
	REMAinder Unsigned	R	REMU rd,rs1,rs2	REMU{W D}	rd,rs1,rs2
Optional Atomic Instruction Extension: RVA					
Category	Name	Fmt	RV32A (Atomic)	+RV{64,128}	
<b>Load</b>	Load Reserved	R	LR.W rd,rs1	LR.{D Q}	rd,rs1
<b>Store</b>	Store Conditional	R	SC.W rd,rs1,rs2	SC.{D Q}	rd,rs1,rs2
<b>Swap</b>	SWAP	R	AMOSWAP.W rd,rs1,rs2	AMOSWAP.{D Q}	rd,rs1,rs2
<b>Add</b>	ADD	R	AMOADD.W rd,rs1,rs2	AMOADD.{D Q}	rd,rs1,rs2
<b>Logical</b>	XOR	R	AMOXOR.W rd,rs1,rs2	AMOXOR.{D Q}	rd,rs1,rs2
	AND	R	AMOAND.W rd,rs1,rs2	AMOAND.{D Q}	rd,rs1,rs2
	OR	R	AMOOR.W rd,rs1,rs2	AMOOR.{D Q}	rd,rs1,rs2
<b>Min/Max</b>	MINimum	R	AMOMIN.W rd,rs1,rs2	AMOMIN.{D Q}	rd,rs1,rs2
	MAXimum	R	AMOMAX.W rd,rs1,rs2	AMOMAX.{D Q}	rd,rs1,rs2
	MINimum Unsigned	R	AMOMINU.W rd,rs1,rs2	AMOMINU.{D Q}	rd,rs1,rs2
	MAXimum Unsigned	R	AMOMAXU.W rd,rs1,rs2	AMOMAXU.{D Q}	rd,rs1,rs2
Three Optional Floating-Point Instruction Extensions: RVF, RVD, & RVQ					
Category	Name	Fmt	RV32{F D Q} (HP/SP,DP,QP FI Pt)	+RV{64,128}	
<b>Move</b>	Move from Integer	R	FMV.{H S}.X rd,rs1	FMV.{D Q}.X	rd,rs1
	Move to Integer	R	FMV.X.{H S} rd,rs1	FMV.X.{D Q}	rd,rs1
<b>Convert</b>	Convert from Int	R	FCVT.{H S D Q}.W rd,rs1	FCVT.{H S D Q}.L{T}	rd,rs1
	Convert from Int Unsigned	R	FCVT.{H S D Q}.WU rd,rs1	FCVT.{H S D Q}.L{T}U	rd,rs1
	Convert to Int	R	FCVT.W.{H S D Q} rd,rs1	FCVT.L{T}.H S D Q	rd,rs1
	Convert to Int Unsigned	R	FCVT.WU.{H S D Q} rd,rs1	FCVT.L{T}U.H S D Q	rd,rs1
<b>Load</b>	Load	I	FL{W,D,Q} rd,rs1,imm	<b>RISC-V Calling Convention</b>	
<b>Store</b>	Store	S	FS{W,D,Q} rs1,rs2,imm		
<b>Arithmetic</b>	ADD	R	FADD.{S D Q} rd,rs1,rs2	Register	ABI Name
	SUBtract	R	FSUB.{S D Q} rd,rs1,rs2	x0	zero
	MULTiply	R	FMUL.{S D Q} rd,rs1,rs2	x1	ra
	DIVide	R	FDIV.{S D Q} rd,rs1,rs2	x2	sp
	SQuare RooT	R	FSQRT.{S D Q} rd,rs1	x3	gp
<b>Mul-Add</b>	Multiply-ADD	R	FMADD.{S D Q} rd,rs1,rs2,rs3	x4	tp
	Multiply-SUBtract	R	FMSUB.{S D Q} rd,rs1,rs2,rs3	x5-7	t0-2
	Negative Multiply-SUBtract	R	FNMSUB.{S D Q} rd,rs1,rs2,rs3	x8	s0/fp
	Negative Multiply-ADD	R	FNMADD.{S D Q} rd,rs1,rs2,rs3	x9	s1
				x10-11	a0-1
<b>Sign Inject</b>	SIGN source	R	FSGNJ.{S D Q} rd,rs1,rs2	x12-17	a2-7
	Negative SIGN source	R	FSGNJN.{S D Q} rd,rs1,rs2	x18-27	s2-11
	Xor SIGN source	R	FSGNJX.{S D Q} rd,rs1,rs2	x28-31	t3-t6
<b>Min/Max</b>	MINimum	R	FMIN.{S D Q} rd,rs1,rs2	f0-7	ft0-7
	MAXimum	R	FMAX.{S D Q} rd,rs1,rs2	f8-9	fs0-1
<b>Compare</b>	Compare Float =	R	FEQ.{S D Q} rd,rs1,rs2	f10-11	fa0-1
	Compare Float <	R	FLT.{S D Q} rd,rs1,rs2	f12-17	fa2-7
	Compare Float ≤	R	FLE.{S D Q} rd,rs1,rs2	f18-27	fs2-11
<b>Categorization</b>	Classify Type	R	FCLASS.{S D Q} rd,rs1	f28-31	ft8-11
<b>Configuration</b>	Read Status	R	FRCSR rd		
	Read Rounding Mode	R	FRRM rd		
	Read Flags	R	FRFLAGS rd		
	Swap Status Reg	R	FSCSR rd,rs1		
	Swap Rounding Mode	R	FSRM rd,rs1		
	Swap Flags	R	FSFLAGS rd,rs1		
	Swap Rounding Mode Imm	I	FSRMI rd,imm		
	Swap Flags Imm	I	FSFLAGSI rd,imm		

RISC-V calling convention and five optional extensions: 10 multiply-divide instructions (RV32M); 11 optional atomic instructions (RV32A); and 25 floating-point instructions each for single-, double-, and quadruple-precision (RV32F, RV32D, RV32Q). The latter add registers f0-f31, whose width matches the widest precision, and a floating-point control and status register fcsr. Each larger address adds some instructions: 4 for RVM, 11 for RVA, and 6 each for RVF/D/Q. Using regex notation, { } means set, so L{D|Q} is both LD and LQ. See riscv.org. (8/21/15 revision)

See RISC-V specs for  
more details

# RISC-V Specs

- User-Level ISA Specification v2.1 (May 2016)
- Privileged ISA Specification v1.9.1 (Nov 2016)
  - v1.10 will be released soon
- Spec sources: <https://github.com/riscv/riscv-isa-manual>

# **RISC-V Hardware Landscape**

# RISC-V Hardware

- RISC-V cores/SoCs for many different use cases
  - Education, research, commercial products
  - Small, low-cost microcontrollers to high-performance multicore chips
- Written in a variety of HDLs
  - VHDL, Verilog, Chisel, Bluespec SystemVerilog

# UC Berkeley and SiFive



- Berkeley Architecture Research (UCB BAR) group created RISC-V
- UCB BAR designed several open source cores/ SoCs for research and teaching
- RISC-V creators formed a startup (SiFive) to design custom RISC-V chips for customers
  - Building on their open source cores


# Berkeley Hardware

- System on Chip (SoC)
  - **Rocket Chip** - Parameterized RISC-V SoC generator
- Cores
  - **Rocket Core** - 5 stage pipeline, single-issue
  - **BOOM** - Out-of-order core
  - **Sodor** - Educational cores (1-5 stage)
- <https://github.com/ucb-bar>



# Rocket Chip SoC Generator

- Parameterized RISC-V SoC Generator written in Chisel HDL
- Can target C++ software simulator, FPGA emulation, or ASIC tools
- Can use this as the basis for your own SoC






# SiFive Hardware


- Building on Rocket Core and Rocket Chip SoC Gen
- **Freedom Everywhere:** Low cost, 32-bit microcontrollers
- **Freedom Unleashed:** High performance, 64-bit multi-core SoCs
- <https://github.com/sifive>



# FPGA Dev Kits



# HiFive1




- First generally available open-source RISC-V silicon
- Freedom Everywhere 310
- Arduino Compatible
- Supports Arduino IDE
- \$59 US from Crowd Supply

<https://www.crowdsupply.com/sifive/hifive1>



# Freedom Everywhere 310 is Open Source



- **RTL & FPGA scripts**
  - <https://github.com/ucb-bar/rocket-chip>
  - <https://github.com/sifive/sifive-blocks>
  - <https://github.com/sifive/freedom>
- **Board Support Packages (BSP)**
  - <https://github.com/sifive/freedom-e-sdk>
  - <https://github.com/sifive/freedom-u-sdk>
- **Documentation & Board Schematic**
  - <https://dev.sifive.com>

# LowRISC

- Based at the University of Cambridge
- Aiming to build a low cost development board.  
“Raspberry Pi for Grownups”
- Builds on Rocket Chip SoC Generator
- Tagged architecture and minion cores
- See Alex Bradbury’s FOSDEM 2015 talk
- <https://github.com/lowrisc>



# Shakti (IIT Madras)

- RISC-V is the "standard ISA" for India
- IIT Madras building 6 open-source cores, from microcontrollers to supercomputers
- Using Bluespec SystemVerilog as HDL
- See [https://bitbucket.org/casl/shakti\\_public](https://bitbucket.org/casl/shakti_public)



# Other RISC-V SoCs/Cores

- PULPino (ETH Zurich) <https://github.com/pulp-platform/pulpino>
- PicoRV32 <https://github.com/cliffordwolf/picorv32>
- Many, many more commercial and open source RISC-V cores

# Customizing RISC-V

- Modify the tunable parameters of an existing core
- Implement a RISC-V based accelerator
- Implement your own RISC-V instruction set extension (Ch. 9, User Spec)
- Implement your own RISC-V core



# **RISC-V Software Landscape**

# RISC-V Emulation/Simulation

- **Spike** - RISC-V ISA simulator (riscv-isa-sim)
- **QEMU** - Full system and user emulation
- **RISCVEMU** - Boot RISC-V/Linux in your browser
- **gem5** (in progress) - Full-system simulator

# Spike and QEMU

- Spike is great for prototyping hardware features
  - Simple code base
  - Easy to add instructions
- QEMU is a better tool for software development
  - Faster emulation
  - Handy debugging features (e.g., GDB stub, monitor console)

# RISC-V Toolchain

- **Binutils**
  - RISC-V support will be in 2.28
- **GCC**
  - Steering Committee accepted port for inclusion. Port will likely make it into 7.1
- **LLVM (in progress)**
  - Some patches upstream. Codegen patches in progress.

# RISC-V OS and Firmware (Ports in Progress)

- **Firmware:** coreboot and UEFI
- **Linux:** Fedora, Debian, Gentoo, Yocto/Poky
- **BSD:** FreeBSD, NetBSD
- **Other OS:** seL4, Genode, HelenOS, Zephyr, FreeRTOS, RTEMS, MyNewt
- FreeBSD and Zephyr have **upstream** RISC-V support

# RISC-V Language Efforts

- OpenJDK
- JikesRVM
- Go
- Ocaml
- Haskell
- CompCert

# What's Next?

- Preparing Linux kernel, glibc, QEMU patches for upstreaming
- Standards work (ABI, Privileged spec)
- Improving/upstreaming Linux distribution support
- Porting more software packages to RISC-V

We need your help to  
push RISC-V forward.



# RISC-V Resources

- GitHub: <https://github.com/riscv>
- Mailing Lists: <http://riscv.org/mailling-lists>
- RISC-V Workshop Proceedings: <http://riscv.org/category/workshops/proceedings>
- Stack Overflow: <http://stackoverflow.com/questions/tagged/riscv>
- “[The Case for Open Instruction Sets](#)”, *Microprocessor Report*
- “[RISC-V Offers Simple, Modular ISA](#)”, *Microprocessor Report*
- “[An Agile Approach to Building RISC-V Microprocessors](#)”, *IEEE Micro*

# Upcoming RISC-V Events

- **May 9-10:** 6th RISC-V Workshop (Shanghai, China)
- **Mar. 14-16:** Embedded World
- **Apr. 2-3:** IIT Madras RISC-V Conference (Chennai, India)
- **Sept. 8-10:** ORConf (Hebden Bridge, UK)

# Summary

- RISC-V is an open instruction set specification
- Several options for open-source RISC-V SoCs
- RISC-V software stack is steadily coming together
- We are looking for contributors

# Questions?

- **Takeaway: You should hack on RISC-V!**
- Contact info:
  - [arun.thomas@acm.org](mailto:arun.thomas@acm.org) @arunthomas
- See you at one of the many 2017 RISC-V events!

