


## Block Diagram of Computer



## Block Diagram of Microcomputer.

### Computer Languages:-

⇒ There are 4 types of computer languages.

- \* High level language
- \* Low level language
- \* Machine level language
- \* Assembly level language.

\* In micro processor we use assembly level language.

⇒ Assembly language is written by using

mnemonics (or) opcodes. E.g.: Addition ⇒ ADD

Subtraction ⇒ SUB

Multiplication ⇒ MUL

Division ⇒ DIV

## Computer Terminologies:-

Bit :- A binary digit that represents 0's and 1's.

Byte :- A group of 8 bits is called a byte.

Ex :-  $\frac{1000101}{9 \quad 5} \Rightarrow 95 \text{ H} \Rightarrow 8 \text{ bit data}$

Word :- A group of 16 bits is called a word.

Ex :-  $\frac{1101000101010111}{D \quad 1 \quad 5 \quad 7} \Rightarrow D157 \text{ H} \Rightarrow 16 \text{ bit data}$

Nibble :- A group of 4 bits is called nibble.

Ex :- 1111 = F H

Instruction :- Instruction is a command given to a

computer to perform particular / specific task (operation)

Program :- A set of instructions written in a

sequence to perform a particular operation.

Software :- A set of programs written for computer.

Types of Buses :-

1. Address Bus

2. Data Bus

3. Control Bus.

Memory :- The device which stores the data in electric Magnetic tape.

Data :- The quantity of information operated by an instruction in a program.


Address :- Address is a memory location. It is an identification number.

Peripherals :- The input and output devices are called Peripherals.

Read operation :- Read means to getting the information from memory.

Write operation :- Write means to store the information in to the memory.

Instruction :- Instruction contain opcode & operand



Mnemonics :- Instruction is also called mnemonic.

⇒ It contains a english letters (or) alphabets.

## CHAPTER-1

### INTRODUCTION AND ARCHITECTURE:

#### 8086 MICRO PROCESSOR

⇒ CPU is the brain of the computer.

1. Define Microprocessor?

⇒ In general the CPU of a micro computer is called micro processor.

⇒ Microprocessor is denoted by MP (or) uMP.

⇒ Microprocessor is a single IC chip.

2. Define micro Computer?

A digital computer having a micro processor as its CPU combines with memory and I/O devices is called micro computer.

3. Describe how a Micro Computer fetches and executes an instruction?

A. ⇒ Any micro computer performs four operations on instruction.

⇒ The processing of instruction involves the following operations.

\* Fetch / Read

\* Decode

\* Execute

\* Store / Write

S. Q. 11 The instructions are stored in memory.

⇒ CPU is fetch the instruction byte from memory.

⇒ CPU sends out the address of the first

instruction to memory.

⇒ CPU sends out the memory read signal.

⇒ CPU decodes the fetched instruction.

⇒ The CPU executes the Decode Instruction.

⇒ After execution

⇒ After execution the result is stored in memory.

⇒ Then the CPU is fetched the next instruction

& executed. This process is repeated.

## Features of 8086 MICROPROCESSOR

⇒ Intel 8086 MP or MP is a 16-bit

microprocessor. Introduced in the year 1978.

⇒ It has 16-bit data lines (or) databus [D<sub>0</sub>-D<sub>15</sub>]

⇒ It has 20 bit address lines (or) address bus [A<sub>0</sub>-A<sub>19</sub>]

⇒ It has 20-bit address lines. Hence it is

addressing up to  $2^{20} = 1\text{MB}$

⇒ It is a 40-PIN IC package.

⇒ The clock frequency is 5MHz.

⇒ It require +5V DC supply for its operation.

⇒ It has multiplexed Address / data lines.

Draw the PIN DIAGRAM of 8086 MP?

Diagram:

Maximum mode

Minimum mode

GND 1.

VCC 40

AD<sub>14</sub> 2

AD<sub>15</sub> 39

AD<sub>13</sub> 3

AD<sub>16</sub> /S<sub>3</sub> 38

AD<sub>12</sub> 4

AD<sub>17</sub> /S<sub>4</sub> 37

AD<sub>11</sub> 5

AD<sub>18</sub> /S<sub>5</sub> 36

AD<sub>10</sub> 6

AD<sub>19</sub> /S<sub>6</sub> 35

AD<sub>9</sub> 7

$\overline{BHE}$  /S<sub>7</sub> 34

AD<sub>8</sub> 8

MN / M<sub>x</sub> 33

AD<sub>7</sub> 9

RD 32

AD<sub>6</sub> 10

RQ / GT<sub>0</sub> (Hold) 31

AD<sub>5</sub> 11

RQ / GT<sub>1</sub> (HLDA) 30

AD<sub>4</sub> 12

LOCK (WR) 29

AD<sub>3</sub> 13

S<sub>2</sub> (M / IO) 28

AD<sub>2</sub> 14

S<sub>1</sub> (CDT / R) 27

AD<sub>1</sub> 15

S<sub>0</sub> (DEN) 26

AD<sub>0</sub> 16

Q<sub>S0</sub> (ALE) 25

NMI 17

Q<sub>S1</sub> (INTA) 24

INTR 18

TEST 23

CLK 19

READY 22

GND 20

RESET 21

Pin Diagram.

- $\Rightarrow$  It is a 40 pin I<sup>C</sup> package.
- $\Rightarrow$  It has 16 data lines ( $D_0, D_1, D_2, \dots, D_{15}$ ) [ $D_0 - D_{15}$ ]
- $\Rightarrow$  It has 20 address lines [ $A_0 - A_{19}$ ]  $\Rightarrow [A_0 - A_{19}]$
- $\Rightarrow$  It has multiplexed address / data lines. That is lower order address lines are multiplexed with lower order data lines.
- $\Rightarrow$  Higher order address lines are multiplexed with status lines.
- $\Rightarrow [AD_0 - AD_{15}]$  these are called multiplexed address data lines.

$\Rightarrow$  8086 operate in two modes. They are

- \* minimum mode
- \* Maximum mode.

### Description of pins:-

#### Pin 1 and 20.

$\Rightarrow$  Pin 1 and 20 are GND pins.

$\Rightarrow$  These pins are used for ground.

#### Pin 2-16 and 39 :- $[AD_0 - AD_{14}]$ and $AD_{15}]$

$\Rightarrow$  These pins are multiplexed address data lines. They are bidirectional.

Pin 17 :- NMI [Non-maskable interrupt]

⇒ The standard of NMI is Non maskable interrupt.

⇒ It is an edge triggered input signal.

⇒ It is a vectored interruption.

⇒ It is a non-maskable interrupt signal.

⇒ It is highest priority interrupt.

Pin 18 :- INTR [Interrupt request]

⇒ It is lowest priority interrupt.

⇒ It is standard for interrupt request.

⇒ It is non-vectored interrupt.

⇒ It is an level triggered input signal.

⇒ It is an maskable interrupt signal.

Pin 19 :- CLK [Clock]

⇒ CLK standard for clock.

⇒ 8086 requires 5 MHz clock frequency for

its operation.

Pin 21 :- RESET

⇒ It resets the system. (i.e) this input causes

processor to terminate the current activity.

Pin 22 :- READY

⇒ It is acknowledgement signal sent by the

peripherals.

⇒ This is a active-high signal.

Pin 23: Test

⇒ This is an active low signal.

⇒ If  $\overline{\text{Test}} = 0$ , execution will continue the processor remains in idle state.

⇒ This pin is input signal used for ~~give~~ Wait operation.

Maximum Mode Signals

Pin 24 & 25: - (Q<sub>S</sub> and Q<sub>S0</sub>)

(Queue/status)

⇒ These signals are used for giving information about the status of the Queue.

Pin 26, 27 & 28: ( $\overline{S_0}, \overline{S_1}, \overline{S_2}$ )

(Status signal)

⇒ These are status signals connected to the Bus controller.

⇒ The 3 status signals represent the types of operation being carried out by the processor.

Pin 29: LOCK

⇒ This is an active low signal.

⇒ This signal is connected to an external bus controller.

Pin 30 and 31: - (RQ/GT, and RQ/GT<sub>0</sub>)

⇒ RQ/GT means Request / Grant.

⇒ These pins are input as well as output pins of 8086.

Pin 32:-  $\overline{RD}$

$\Rightarrow$  RD means Read.

$\Rightarrow$  It is an active low signal.

$\Rightarrow$  When  $\overline{RD} = 0$ , it performs read operation.

Pin 33:-  $[MN / \overline{MX}]$

$\Rightarrow$  MN /  $\overline{MX}$  means minimum / maximum.

$\Rightarrow$  If  $MN / \overline{MX} = 0$ , the 8086 operates in maximum mode.

$\Rightarrow$  If  $MN / \overline{MX} = 1$ , the 8086 operates in minimum modes.

Pin 34:-  $[\overline{BHE} / S_7] \Rightarrow [Bus\ high\ Enable / status]$

$\Rightarrow$  BHE/S means Bus high Enable/status.

$\Rightarrow$  The BHE signal is used to indicate the transfer of data over the higher order data lines.

$\Rightarrow$  These signals are active low signals.

Pin 35, 36, 37 & 38:-  $[AD_{19}/S_6 - AD_{16}/S_3]$

$\Rightarrow$  These are multiplexed address data / status lines.

Pin 40:- V<sub>CC</sub>

$\Rightarrow$  This pin provides +5VDC supply for internal operation of CPU.

$\Rightarrow$  Internal power source of CPU.

## Minimum Mode Signals:-

Pin 24 :-  $\overline{AKE} \Rightarrow$  Address Latch Enable.

$[\overline{INTA}] \Rightarrow$  Interrupt Acknowledge.

$\Rightarrow$  INTA stands for interrupt acknowledge.

$\Rightarrow$  When this signal is low, the processor receiving the interrupt acknowledge signal.

Pin 25 :-  $ALE \Rightarrow$  Address Latch Enable.

$\Rightarrow$  This is active high signal.

$\Rightarrow$  This pin is used to separate the

address data lines.

Pin 26 :-  $\overline{DEN} \Rightarrow$  Data Enable.

$\Rightarrow$  DEN means Data Enable.

$\Rightarrow$  This is an active low signal.

$\Rightarrow$  It is used to enable the data from multiplexed address data lines.

Pin 27 :-  $[DT / \overline{R}] \Rightarrow$  Data Transfer / receive

$\Rightarrow$  If  $DT / \overline{R} = 0$ , it performs receive operation.

$\Rightarrow$  If  $DT / \overline{R} = 01$ , it performs data transfer operation.

Pin 28 :-  $[M / \overline{IO}] \Rightarrow [Memory / \overline{Input Output}]$

When  $M / \overline{IO} = 00$ , it performs input output operation

When  $M / \overline{IO} = 1$ , it performs memory operation.

Pin 29 :- [WR] = [Write] maximum  
when this signal is zero, it performs write operation.

Pin 30 & 31 :- HLDA & HOLD

Hold Acknowledge and hold Signals are used for DMA data transfer. These two signals are high for requesting the bus access.

Draw the internal architecture of INTEL 8086 Micro processor

Draw the functional block Diagram of Intel 8086 MP

Intel 8086 MP

internal functional blocks of 8086

clocking signals and its structure

internal functional blocks of 8086

Pin diagram of 8086


and its pin function

internal functional blocks of 8086


and its pin function

General Registers

AH	AL	AX
BH	BL	BX
CH	CL	CX
DH	DL	DX
SP		
BP		
DI		
SI		



BIU



⇒ Internal architecture of 8086 is divided in to 2 units.

1. BIU [Bus Interface Unit]

2. EU [Execution unit]

⇒ EU contains the following blocks.

- \* General purpose registers
- \* Special purpose registers
- \* pointer registers
- \* Index registers
- \* ALU
- \* Flag registers.

⇒ BIU contains the following blocks:-

- \* Segment registers.
- \* Instruction pointer
- \* Instruction Queue
- \* Bus control logic
- \* Control system.

### BIU

- ⇒ BIU communicates with devices outside the microprocessor.
- ⇒ It fetches the instruction from memory and stores them in a instruction queue.
- ⇒ The BIU unit generates 20-bit physical address by using Segment registers.

## Instruction Queue:

⇒ The length of the instruction queue is

6 bytes.

⇒ Queue works on the principle of FIFO.

⇒ The prefetched instructions are stored in

## Instruction Queue:

## Segment Registers:

⇒ There are 4 types of segment register

in 8086.

\* CS - Code Segment.

\* DS - Data Segment.

\* SS - Stack Segment.

\* ES - Extra Segment.

⇒ Segment registers are 16 bit registers.

### i) CS - Code Segment:

⇒ The code segment holds the program code.

⇒ It is used to store instruction of a

program.

### ii) DS - Data Segment:

⇒ The data segment holds the data

needed by the program.

### iii) SS - Stack Segment:

⇒ Stack segment holds the stack information.

⇒ The stack works on the principle of

LIFO [Last-in-First-Out].

### iv) ES - Extra Segment:

⇒ It holds the string information which can be operated using special instructions.

⇒ Stack segment is used in a program where microprocessor branches to a subroutine.

### Instruction pointer [IP]:

⇒ IP is a 16 bit register.

⇒ The value contained in IP register is known as offset.

⇒ The IP is used to hold the address of next instruction to be executed.

### Bus Control Logic:

⇒ The control unit generates all the bus controlled signals such as memory read, memory write, I/O read and I/O write.

## EU - EXECUTION UNIT

- ⇒ Execution unit works in parallel with BIU.
- ⇒ The BIU fetches the information while the EU executing the instructions.
- ⇒ The EU perform 4 operations.
  - \* Fetch
  - \* Decode
  - \* Execute
  - \* Write

## General Purpose Registers:-

8086 has 8 general purpose registers.

AH      H → Higher order  
BH  
CH      L → Lower order  
DH  
AL  
BL  
CL  
DL

All the registers are 8-bit registers.  
It stores 8-bit data.

Ex:- 95 → 10010101

## Special Purpose Registers:-

All the special purpose registers are 16-bit registers.

It is used to store 16-bit data.

Ax is a accumulator register.

### Pointer Registers

8086 has two types of pointers

SP and BP

SP - stack pointer

BP - Base pointer.

The pointer registers are 16-bit registers.

The pointer register is used for string the offset address.

\* pointer register are used for computing the memory address.

\* Stack works on the principle of LIFO.

### Index Registers

8086 has 2 types of Index Registers.

1. DI - Destination Index

2. SI - Source Index

Index registers are 16-bit registers.

Index registers are used in array processing and string operation.

Index registers are used for computing the memory address.

## ALU = Arithmetic Logic Unit.

It performs 8 bit and 16 bit arithmetic operations such as addition, subtraction, multiplication, division etc. and logical operations such as logical AND, OR, NOT, EX-NOR. It also performs register increment, decrement and shift operations.

## Flag Registers:-

### Flag format

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	0
x	x	x	x	o	D	I	T	S	z	x	A	C	P	x	C

o - overflow flag

D - Direction flag

I - Interrupt flag

T or Trap flag

S - Sign flag

Z - Zero flag

AC - Auxiliary carry flag

P - Parity flag

CY - Carry flag

x - NOT USED

→ flag is a 16 bit register

→ 8086 has 9 flags remaining are not used

⇒ They are 6 status flags.

→ Did add or (Holes) the initial problem

Z - zero flag. After addition or subtraction

S - sign flag. To decide溢出 flag. If

C - carry flag. If the sum does溢出 flag.

AC - Auxiliary flag. Used with溢出 flag.

P - parity flag. To decide溢出 flag.

O - overflow flag. If the sum does溢出 flag.

⇒ 8086 has 3 control flags.

T - Trap flag

I - Interrupt flag

D - Direction flag.

⇒ flag is nothing but a flip-flop. It indicates some condition produced by the execution of instruction is set(1) or reset(0).

\* Describe how 8086 calculates memory address? (or) calculation of physical address(PA)

\* Segment registers are used to generate

20 bit physical address.

\* The 20-bit physical address is generated by

BIU.

⇒ The value contained in IP is called

offset (or) effective.

⇒ The segment register always starts with memory location 0H (zero H) as LSB bit.

⇒ The 20bit physical address and segment is calculated by combining the offset address and segment value.

⇒ Physical address = effective address + Segment value

Ex:- The CS register has 7234 H and IP has 5432 H. find the physical address.

Ans

$$PA = EA + SV$$

$$EA = 5432H$$

$$\text{Segment value} = 7234 \Rightarrow 72340H$$

7234 H =<sup>INT</sup> is segment base value

72340 H =<sup>INT</sup> is segment starting address.

$$PA = 72340H$$

$$\underline{5432H}$$

$$\underline{\underline{77772H}}$$

Define Bus Cycle (or) Machine Cycle.


\* The ~~4~~ 4 T-states in which the microprocessor performs a read (or) write operation is called a Bus cycle.

\* The 4-T-states are  $T_1, T_2, T_3$  &  $T_4$

\* The 8086 generally needs 4-T-states to perform read / write operations.

- \* The Bus Cycle can be classified as
  - \* memory read cycle
  - \* Memory write cycle
  - \* I/O write cycle
  - \* I/O read cycle.
- \* 8086 also needs wait state (TW) <sup>read</sup>

Draw the timing diagram of Memory cycle?



What is Segment memory.

The 8086 microprocessor uses memory segmentation.

Segmentation. The 1MB memory is divided into 4 <sup>MB</sup> segments. Each segment is 64kB. Each segment register has 16-bit.

If 'CS' register has  $CS = 7234$  and  
 IP register has  $IP = 541C$ ?  
 calculate the PA (Physical Address)?

Sol  $PA = EA + SV$

$$EA = 541C H$$


$$SV = 7234 H$$

$$\text{Starting address of } SV = 72340 H$$


$$PA = 72340 H$$

$$\begin{array}{r} 541C H \\ \hline 7775C H \end{array}$$


Draw the timing Diagram of memory write cycle?



Draw the timing Diagram of I/O read cycle.



Draw the timing Diagram of I/O write cycle?



## CHAPTER 2

# Instruction Set of 8086

- \* Classify instruction set of 8086? (or)
- List the major group of instruction in 8086?
- The 8086 instruction set can be classified into the following major group of instructions.
1. Data transfer group of instructions.
  2. Arithmetic group of instructions.
  3. Logical group of instructions.
  4. String Manipulation group of instructions.
  5. Control transfer (or) Branching group of instructions.
  6. Process Control group of instructions.
2. Explain Data transfer group of instructions in 8086?
- A. Data transfer instructions are used to transfer the data from source to destination.
- i.e.  $R \rightarrow ML$        $ML \rightarrow$  Memory location  
 $ML \rightarrow R$        $R \rightarrow$  Register  
 $R \rightarrow R$

Transfer immediate data into register.

## Byte or Word transfer Instructions:-

1 Move a byte or word from source to destination

The type of instruction is MOV.

Ex:-

MOV AX, 1234 H

[Immediate Data transfer]

MOV AL, 12 H

MOV AH, 34H

The 16-bit data 1234 H is moved in to

Ax Register to group Segment

MOV CX, DX [Register-Register Data transfer]

MOV AX, BX

The data in Dx Register is moved in cx Register.

MOV AX, [SI] [ ] → Memory location

The content (data) of SI will be moved in to Ax register.

2. PUSH [Push to stack]

Push is specified by byte (or) word to top of the stack. When push instruction is executed the <sup>Stack</sup> SP is decremented by 2

Ex:- PUSH AX = The data of Ax register is moved in to stack

PUSH AX :- [The content of location 3000H are pushed in to the stack.]

3. POP :- [POP From Stack] :- Pop a specified byte or word from top of the stack. When pop instruction is executed the SP is incremented by 2.
- Ex :- POP AX  
POP [3000H].

4. XCHG :- [Exchange] This instruction exchanges the content of specified source and destination operands (data).

Ex :- XCHG CX,DX  
Exchanges data between AX and CX registers.

5. XLAT (XLATB) → [Translate a byte]

Translate a byte in AX Register using a label in memory.

6. IN :- [Input the port] This instruction is used for reading data from input port.

Ex :- IN AX, Port address  
Reads the data from a port and store the result in AX Register.

7. OUT :- [Output to port]  
This instruction is used for writing from a output port.

Ex:- OUT Portaddress, AX  
The data presented in AX register is transferred to specified port address.

#### 8. LEA [Load Effective Address]

The instruction loads the offset of an operand in the specified address.

Ex:-

LEA BX , 1234 H  
The BX register is loaded with the effective address of memory location specified by the instruction.

#### 9. LDS / LES [Load Register and DS Register / Load Register and ES Register]

This instruction copies the content of memory locations to a specified 16 bit register and the next consecutive two memory locations in to DS. (When LDS area) or ES (when LES) registers.

#### 10. LAHF [Load AH from flags].

This instruction is useful while we want to know the status of flag registers. This instruction loads the AL registers with the

lower byte of the flag registers.

Ex:- LAHF

11. SAHF [Store AH in Flag register].

The instruction copies the content of AH into the lower byte to O the flag register depending upon the corresponding bit positions in AH the flags states will be modified. But overflow flag is not altered.

Ex:- SAHF

12. PUSHF [Push flag Register].

The instruction decrements the stack pointers by two and copies the contents of flag register into the stack.

Ex:- PUSHF

13. POPF [POP register (R) Memory]

This instruction will copy the word from stack pointed to by the stack pointer to the flag register.

Ex:- POPF

Explain arithmetic group of instructions?

The arithmetic operations such as addition, subtraction, multiplication, division, increment, decrement, compare, complement etc.

### Addition Instruction

For addition operation the instruction used

is ADD

Ex:- ADD AX, BX

AX and BX register contents are added and the result is stored in AX.

### ADC (Addition With carry)

Ex:- ADC AX, BX

AX and BX register contents are added and AX and BX carrys also included in result.

### INC Increment

This instruction adds one to the specified

register.

Ex:- INC CX

4. AAA → [ASCII Adjust After Addition]

5. DAA → [Decimal Adjust After Addition.]

### SUB

Substration operation is used the instruction used is SUB.

Ex:- SUB AX, BX

This instruction subtracts source from destination and then places the result in destination.

Ex:- SUB AX, BX

D S

$$AX - (BX - AX)$$

2. SBB (Subtract with Borrow) VIC

Ex:- SBB AX, BX

3. CMP → compare

This instruction compares two specified bytes.

Comparing is nothing but subtraction. After compare instruction, the flags will be affected.

4. DEC → Decrement

This instruction subtract one from the specified byte / register.

Ex:- DEC CX

5. AAS → [ASCII Adjust After Subtraction]

6. DAS → [Decimal Adjust After Subtraction]

Multiplication Instructions:

1. MUL :- Multiplication operation is instruction used is MUL. [unsigned multiplication]

Ex:- MUL BX

multiply the contents AX and BX and the result is stored in AX.

2. IMUL :- [signed multiplication]

Ex:- IMUL CX

3. AAM :- ASCII adjust for multiplication.

Division Instruction.

1. DIV :- For division operation the instruction used is DIV [unsigned Division].

Ex- DIV BX  
This instruction performs divisions of Accumulator by source operand.

Quotient stored in BL

Remainder stored in BH

2. IDIV :- [signed division] instruction

Ex- IDIV BX

3. AAD → ASCII Adjust for Division

4. CBW → Convert byte to word.

5. CWD → Convert word to byte

Compliment Instructions:-

NEG → Negation

This instruction is used to perform direct 2's complement.

Ex-

NEG CL

Explain logical group of instructions?

A. The logical operations are AND, OR, NOT, X-OR, Shift, Rotate, etc.

### Logical Instructions:-

#### 1. AND (Logical AND)

This instruction performs the logical AND of two operands and places the result in the Destination.

Ex:- AND AX, BX

#### 2. OR (Logical OR)

This instruction performs the logical OR of two operands and places the result in the destination.

Ex:- OR AX, BX

#### 3. NOT (Logical NOT)

This instruction performs the complement (or) invert of a byte.

Ex:- NOT BX, NOT AX

#### 4. X-OR (Logical XOR)

This instruction performs the logical X-OR of two operands and places the result in destination.

Ex:- XOR AX, BX

#### 5. Test:- (Logical compare and set flags)

This instruction performs logical compare of the update flags.

Ex:- Test AC, AL, CL

## Shift Instruction:-

1. SHL → Shift Logical Left
2. SHR → Shift Logical Right

### 1. SHL:-

This instruction shifts the operand towards left.

Ex:- SHL AL

2. SHR:-
- This instruction shifts the operand towards Right.

Ex:- SHR AL

## Rotate Instruction:-

### 1. ROL (Rotate Left without carry)

This instruction rotates the byte towards left without carry.

Ex:- ROL AL, CL.

### 2. ROR (Rotate Right without carry)

This instruction rotates the byte towards right without carry.

Ex:- ROR AL, CL

### 3. RCL (Rotate left with carry)

This instruction rotates the byte towards left with carry.

Ex:- RCL AL, CL

### 4. RCR (Rotate Right with carry)

This instruction rotates the byte towards Right with carry.

Ex:- RCR AL, CL

## Explain String Manipulation?

A string is a sequence of character (or) series of bytes/words in a sequential memory location.

The 8086 microprocessor supports string instructions such as string movement, comparison, Loading, scanning.

The letter S (or) SB (or) SW is used at every end of instruction.

### 1. Moving A String:-

Mov s / MovSB / MovSW from source string to destination string.

### 2. Comparing a String:-

Cmp s / cmpSB / cmpSW

This instruction compares a source string to destination string.

### 3. Load a String:-

LDS / LDSB / LODSW

This instruction loads the source string to Accumulator.

### 4. Scan a String:-

SCAS / SCASB / SCASW

This instruction scans a string byte with a byte in the accumulator.

## 5. Repeat (REP)

This instruction is used to repeat the following instructions until count CX=0.

## 6. Input String :-

In S | InSB | InSW

Input string byte from specified port to Accumulator.

## 7. Out S | Out SB | Out SW

Input string byte from specified port.

## \* Explain Control transfer | (or) Branching

instructions of 8086?

A. There are two types of branching instructions.

1. Conditional

2. Unconditional

### Conditional Branch Instruction

It depends on particular condition. Based on condition the control is transferred to another operation / instruction / condition.

1. JC (Jump if carry)

CF = 1

2. JNC (Jump if no carry)

CF = 0

3. JZ (Jump if zero).

4. JNZ :- (Jump if No zero)
5. JO → (Jump if overflow.) OF = 1
6. JNO → (Jump if NO overflow.) OF = 0
7. JP → (Jump if parity) PF = 1
8. JNP → (Jump if No parity) PF = 0
9. JS → (Jump if sign) SF = 1
10. JNS → (Jump if no sign) SF = 0
11. JCXZ → Jump if CX = 0.

### UNconditional Control transfer:

Unconditional control transfer does not depend on the particular condition.

#### b) CALL

This instruction is used to call a subroutine or subprogram/ procedure. 2 types of CALL.

1. Near CALL

2. Far CALL

#### 2. RET [Return]

This instruction is used to return from Subroutine. 2 types of RETURN.

1. Near RET

2. Far RET

#### 3. JMP [Jump]

Jumped to specified address to get next instruction.

#### 4. LOOP

Loop through a sequence of instructions until  $CX = 0$ .

#### 5. LOOPZ

Loop through a sequence of instructions until  $CX = 1$ ,  $CX \neq 0$ .

Interrupt Instructions:

#### 1. INT [Interrupt program execution]

End of program.

#### 2. INTO [Interrupt on overflow]

Interrupt program execution if  $OF = 1$ .

#### 3. DSIRET [Return from ISS | ISR]

ISS → Interrupt service subroutine.

ISR → Interrupt Service Return.

\* Explain processor control instruction of 8086?

#### A. 2 types of processor control instructions.

##### 1. Flag Manipulation Instructions.

##### 2. External Hardware Instructions (IO)

Machine control instructions.

Processor control instructions are used to control the functioning of available hardware inside the following processor chip.

## 1. Flag Manipulation Instructions:-

1. CLC → Clear carry flag, CF = 0
2. STC → Set carry flag, CF = 1
3. CLD → clear Direction flag, DF = 0
4. STD → Set Direction flag, DF = 1
5. CLI → clear Interrupt Flag, IF = 0
6. STI → set interrupt flag, IF = 1
7. CMC → Complement carry flag

## 2. External Hardware Instructions:-

The machine control instructions control the bus usage and execution. They do not require operand.

1. WAIT :- Wait signal on the TEST pin is slow.

2. HLT :- [Halt the processor] end of program.

3. NOP :- No operation.

4. ESC :- [Escape] to external devices.

5. LOCK :- Bus Lock instruction prefix.

Q. Define instruction format?

The way of representing other instruction

in a program is known as instruction

format. Ex:- ADD AX, BX

MOV AX, 1234H


## Instruction

opcode      operand

MOV AX, 1234

ADD AL, BH

\* Draw the instruction format of 8086?



Instruction format of 8086.

\* The instruction format is used for generating opcodes (machine codes) for the instruction.

\* opcode:-

It is the main part of the instruction. It identifies the specific operation.

Addressing modes of [opcode] :- 00000000

mnemonics

SUB

MOV

\* D:- It is a 1-bit field. It identifies

direction in data transfer between two registers.

If D=0, it specifies Source register.

If D=1, it specifies Destination register.

\* W :- It is a 1-bit field. If  $w=1$ , it specifies word (16-bit) operation.

If  $w=0$ , it specifies byte (8-bit) operation.

\* MOD :- It is a 2-bit field. It indicates the mode of operation. If  $MOD = 00, 01, 10, 11$  specifies the type of addressing mode.

\* REG :- It is a 3-bit field. It indicates the mode of operation. It specifies an 8-bit or 16-bit register. Depending on W-bit.

\* R/M :- It is a 3-bit field.  $000, 001, 010, 011, 100, 101, 110, 111$ . It specifies a register (or) memory location.

Displacement :- If the instruction contains any 8-bit or 16-bit displacements this may be placed in byte -3 and byte +4.

\* List the types of addressing modes are used in 8086?

- A. \* 1. Immediate addressing mode
- \* 2. Register addressing mode.
- \* 3. Register Indirect addressing mode.
- \* 4. Direct addressing mode
- \* 5. Based addressing with displacement
- \* 6. Indexed addressing with displacement
- \* 7. Based Indexed addressing mode.

- \* 8. Based indexed addressing with displacement.
- \* 9. I/O Port addressing mode.
- \* 10. Implicit addressing mode.

\* Define addressing mode? Li Ho - 10M\*

The way of representing the "operand" in the instruction is known as addressing mode. The way of representing the operand in the instruction.

\* Explain the different types of addressing mode of 8086. Q00 - 10M - 11M\*

### A. 1. Immediate addressing mode:

The immediate data 8-bit (or) 16-bit is moved in to registers.

Ex:- MOV AX, 23H  
MOV AL, 1234H

The data 23H is source operand.

The AX, is the destination operand.

The data 1234H is source operand.

The AL, is the destination operand.

### 2. Register Addressing Mode:-

In this mode both source and destination operands are specified in a register.

Ex:- MOV BX, CX.

ADD AX, BX

BX is the destination operand

BCX is the source operand.

### 3. Register Indirect Addressing Mode:-

Ex:-  $MOV AX, [BX]$

$MOV BX, [SI]$

In this mode the whose address specified in BX register of data moved into ax register.

- \* The data of a memory location where the 16-bit effective address is provided in the register BX is transferred to ax register.

### 4. Direct Addressing Mode:-

Ex:-  $MOV AX, [1200H]$

In this mode the 16-bit effective address [EA] 1200H is moved to AX Register.

- \* The 16-bit Address 1200H is directly specified in a instruction.

### 5. Based addressing with displacement:-

Ex:-  $MOV AX, 1234H [BX]$  BX  $\rightarrow$  Base Register

$MOV AX, 1234H [BP]$  BP  $\rightarrow$  Base pointer.

1234H is a 16-bit displacement. In this mode the effective address is provided by adding the contents of BX and 16-bit displacement 1234H, is moved to AX register.

### 6. Indexed Addressing with Displacement

Ex:-  $MOV AX, 1234H [SI]$

$MOV AX, 1234H [DI]$

1234H is a 16-bit displacement. In this mode the effective address is provided by adding the

contents of SI and 16-bit displacement 1234H, is moved to AX register.

### 7. Based Indexed Addressing:-

Ex:- MOV AX, [BX][SI]

MOV AX, [BP][DI]

In this mode the 16-bit effective address is provided by adding the contents of BX and SI are moved to AX register.

### 8. Based indexed addressing without Displacement:-

Ex:- MOV AX, 1234H[BX][SI]

MOV AX, 1234H[BP][DI]

In this mode the 16-bit effective address is provided by adding the contents of BX and SI and 16-bit displacement 1234H are moved to AX register.

### 9. I/O Port Addressing mode:-

IN AL, 13H

OUT 13H, AL

The content of Input port whose address 13H is moved to AL. The contents of AL are moved to output port whose address is 13H.

### 10. Implicit Addressing Mode:-

In this mode the instruction contains only the opcode but not the operand.

Ex:- INT, HLT, NOP, CMW, etc.

NOTE: ALP can be implemented by the following methods.

1. By using system:-

By using S/w

MASM

TASM

→ softwares

ASM → Assembler

MASM → Microsoft Assembler

TASM → Turbo Assembler.

2. By using Debug Method:- (without softwares)

3. Microsoft

Microprocessor kit

1. By using coding

2. Tracing Method.

\* List the Assembly language development tools?

List the softwares tools?

A. The following are the various types assembly language development tools:-

1. Editor

5. Linker

2. Assembler

6. Library builder

3. Debugger

7. Compiler

4. Locator

\* Explain the different Assembly language development tools?

D. ① Editor :- Editor is a program which allows to create a file called source file and it is saved with file extension .ASM.

\* The main function of the editor is to help the user to construct ALP in the right format.

\* Editor is used to allow the user to type (or) enter and modify the program.

② Assembler :-

The following are the different types of Assemblers.

1. One pass Assembler

2. Two pass Assembler.

3. Macro Assembler

4. Cross Assembler

5. Resident Assembler.

\* Assembler is a program which is used to translate Assembly language instructions into the corresponding machine codes.

\* Assembler creates two files:

1. Object file [obj]

2. Assembler list file [LST]

Ex:- 1. MASM

2. TASM.

3. Locator :- Locator is a program used to assign the specific address of where the segments of object code is to be loaded into the memory.

4. Linker :- Linker is a program which is used to combine many object files into an object file. \* The linker generates a link file and it is saved with file extension .EXE.

5. Debugger :- Bug = Error  
Debugger is a program which allows to execute and debug the program.

- \* The process of locating and correcting the errors in a program is known as debugging.
- \* The errors are eliminated by using single step method (8) break point method in a program.

### Assembler Directives

1. Directives are used to specify the start and end of the program.

2. Directives are used to initialize variable, constant values etc.

3. Only the instructions are converted into machine codes. but not the directives. Hence the directives are called Pseudo instructions.

4. The Assembler directives are classified into the following:-

1. Data definition directives

2. Program Organisation directives

3. Alignment Directives

4. Programs termination Directives.

## Data Definition Directives:-

Assembler Directive	Function:
DB	Define Byte used to define byte type variable.
DW	Define word used to define word type variable
DD	Define Double word (32-bit) used to define double word type variable.
DQ	Define Quad word (64-bit) used to define quad word type variable.
DT	Define Ten bytes used to define ten bytes type of variable.

## 2. Program Organisation Directives:-

Assembler Directive	Function:
ASSUME	This directive specifies the name of each segment to the assembler.
SEGMENT	This directive defines the start of a memory segment.

## 3 Alignment Directives:-

Assembler Directive	Function:
EVEN	This directive informs the assembler to align the data array starting from even address.
ORG origin	This directive is used to assign the starting address for a program module.
MACRO	This directive defines the name, parameters and start of the macro.
PROC	This directive defines the start of the procedure.

## 4. Program termination directives

Assembler Directive	function.
ENDM	End of Macro
ENDP	End of Procedure.
ENDS	End of memory Segment.
END	End of program. This directive informs to the assembler that it is end of program module.

## 5 Operators

Assembler Directive	function.
STACK	Indicates, that is a stack segment. It is written in a program .stack.
DATA	Indicates, that is a DATA segment . It is written in a program .DATA
CODE	Indicates, that is a CODE segment . It is written in a program .CODE
MODEL	It is available in model Version <u>Ex:-</u> 4.0, 4.1, 4.2, 4.9 etc ---
PUBLIC	used to declare variables as common to various program modules.

### 3. Interrupts And Assembly Language Programming

1. Classify the different types of interrupt in 8086 MP?
  1. External and internal interrupt
  2. Hardware and software interrupt
  3. Maskable and non maskable interrupt.
  4. vectored and non vectored interrupt
  5. Intel Predefined interrupt
2. Define the term Interrupt?  
Interrupt is a signal generated by with in the MP or external I/O devices.  
⇒ The process of interrupting the normal sequence of program to carry out a specific task are referred to as interrupt.
3. State the need for interrupt?  
Interrupt is a signal that breaks the normal sequence of execution of program.  
Sometimes it is necessary to have the computer automatically execute one of a collection of subroutine, whenever certain conditions exists with in a program.

\* After executing ISR the control is transferred back to the main program.

Note - subroutine (or) sub program (or) small program (or) procedure.

4. Explain the interrupts of 8086 MP?

External and internal Interrupt

- \* The interrupt caused by an external peripherals are called external interrupt
- \* The interrupt caused by within the MP are called internal interrupt.

Hardware & Software Interrupt

The interrupt caused by external hardware is referred to as hardware interrupt.

\* The hardware interrupts of 8086 core are NMI, INTR.

\* During the execution of the program the MP is interrupted by inserting a special instruction is called a software interrupt.

En : Enabled seq. in interrupt priority list

END

INT

INTO

NOD

8086 has 256 software interrupts.

INTO 0 to INT(FF)

255

### Maskable & Non-Maskable Interrupt:-

\* The MP has the facility for accept (or) reject the interrupt.

\* The processor has to accept the interrupt is called Non-Maskable interrupt.

Exit of NMI Handler

\* The program processor, has to reject the interrupt is called maskable interrupt.

Ex:- INTR

\* In 8086 all 256 (INTO 0 to INT FF) software.

### Vectored and Non-Vectored Interrupt:-

In 8086 all the interrupts are vectorized. When an interrupt signal is accepted is accepted by the CPU if the program control automatically branches to a specific address called the vectored address.

then the interrupt is called Vectored

Interrupt.

The vector address is predefined by the manufacturers of processors.

In non vectored interrupts, the interrupt device should supply the address of the ISR to be executed in response to the interrupt.

### INTEL Predefined Interrupts

8086 has 5 predefined interrupts.

1. Type 0 Interrupt (Division by zero error)
2. Type 1 Interrupt (single step)
3. Type 2 Interrupt (Non-Maskable Interrupt)
4. Type 3 Interrupt (Break point Interrupt)
5. Type 4 Interrupt (Interrupt on overflow)

#### Type 0 Interrupt:

Type 0 interrupt is divide by zero interrupt. When the Quotient result of division operation is too large to fit in the destination register. The 8086 performs type 0 interrupt.

#### Type 1 Interrupt:

En: INT 0

#### Type 1 Interrupt:

Type 1 interrupt is single step interrupt.

Single Step 1: Control is used for debugging.

In this the processor executes one instruction and then after that the contents of registers and memory locations can be examined to see the result.

Ex:- INT<sub>1</sub>

Type 2 Interrupt:

Type 2 is the Non maskable interrupt.

\* When an interrupt is received on the pin NMI of the MP (microprocessor).

Ex:- INT<sub>2</sub>

Type 3 Interrupt:

Type 3 is a break point is inserted in a program for debugging.

The program is executed upto the break point.

Ex:- INT<sub>3</sub>.

Type 4 Interrupt:

Type 4 is an overflow interrupt.


If the overflow flag is set (OF=1) this interrupt occurs.

Ex:- INT<sub>4</sub>

INTO.

# PICT - Programmable Interrupt Controller.

[8259] → Pin Number.  
\* Draw the functional block diagram of PIC (87) 8259 (87) Programmable Interrupt Controller.



## I. Data Bus Buffer:-

→ It is a bidirectional data-bus buffer.

→ The Signals D<sub>0</sub>-D<sub>7</sub> is connected with 8086 up data lines.

## 2. Read/write logic:-

- \* This block contains the signals  $\overline{RD}$ ,  $\overline{WD}$ ,  $A_0$ ,  $\overline{CS}$
- \* The 8259 is selected by  $\overline{CS}$  (chipselect)

## 3. Cascade Buffer/comparator:-

- \* This block contains 3 I/O pins  $CAS_0$ ,  $CAS_1$ ,  $CAS_2$
- \* These 3 pins are o/p's when the 8259 is used as Master.

- \* These 3 pins are i/p's when the 8259 is used as slave.

## 4. Control logic :-

- \* This block consists of two signals INTA and INT.
- \* It receives 8 interrupt signals through the ref. lines  $IR_0 - IR_7$
- \* Which is connected to 8086 INTR Pin

## 5. IRR (Interrupt Request Register):-

- \* It receives 8 interrupt signals through the ref. lines  $IR_0 - IR_7$
- \* If  $IR_0$  has the highest priority means  $IR_7$  is the lowest Priority.

## 6. PR (Priority Request Register):-

- \* It is used to store the highest priority interrupt & Then next.

## 7. ISR (In Service Register):-

- \* The ISR keep track of which interrupt input is currently being served.

## 8. IMR (Interrupt Mask Register)

- \* It is used to decide whether the interrupt is masked or not.
- \* It stores the masking bits of the interrupt.  
⇒ 8259A is a PIC used to interface with 8086 μP.

- \* Explain interrupt vector table or  
Explain Implementing Interrupt?

Type 0	ISR IP	0000:0000	Reserved for divide by zero interrupt
	ISR CS	0000:0002	
Type 1	ISR IP	0000:0004	Reserved for single step interrupt
	ISR CS	0000:0006	
Type 2	ISR IP	0000:0008	Reserved for NMI
	ISR CS	0000:000A	
Type 3	ISR IP	0000:000C	Reserved for INT single byte instruction
	ISR CS	0000:000E	
Type 4	ISR IP	0000:0010	Reserved for INTO instruction
	ISR CS	0000:000E	
Type H		0000:0004N	
	ISR IP	0000:(0004N+2)	
	ISR CS	0000:03FC	
Type FFH	ISR IP	0000:03FE	
	ISR CS	0000:03FF	

- \* The 8086 has 256 types of software or interrupt.
- \* The number of interrupts to be implemented and use in a system, depends on system designer.
- \* The addresses stored in this table are called vector addresses.
- \* As shown in the table, the starting address of each ISS is stored i.e. two bytes for IP and two bytes for CS.
- \* The 1 KB memory space, is required for this interrupt vector table. i.e. from 0000 to 0FF.

\* Describe the procedure for executing an ALP (Assembly Language Program) with assembler?

A. We need to check the procedure for execution of MASM/TASM assembler in your system.

The following process is to be noted.

Steps:-

1. Click "start" button.
2. Select "run" option.
3. Type "command"
4. Then we will enter into MS-DOS prompt.
5. We will see c:\windows\ system.
6. Type CD\
7. We will see c:\>
8. Type CD-MASM
9. We will see c:\MASM

10. Once the Software has been loaded follow the following steps.
11. Type "Edit" command to open.
12. Type `CD:\MASM>edit`.
13. Once the program is being entered save the program with a  $\rightarrow$  filename.ASM
14. After the file has being saved in the Dos-prompt, Then follow the following steps to run your program.
15. Type `MASM <filename.ASM>`
16. Type `CD:\MASM>Link <filename.ASM>`
17. If we will see zero warning errors, then the above display.
18. Type Dos-prompt you will get result of the program.
19. Type `CD:\MASM>Debug <filename.EXE>`  
Then will get - symbol below the above command, if the file was correct.

ASM, .EXE, Link, Debug  $\rightarrow$  Software development tools.

Page.....

Title ..... → Program Title

DOSSEG

MODEL

STACK

CODE

MAIN PROC

MAIN ENDP

DATA

END MAIN

} Actual programming  
Instruction

DATA used as per  
the program.

\* Illustrate CALL, RETURN instructions and  
Parameter passing?

CALL:-

⇒ CALL means CALL the Subroutine.

\* CALL instruction is used to transfer  
program control to a subroutine (or) procedure.

\* The return address is saved on the stack.

\* There are two types of CALL:

1. NEAR CALL

2. FAR CALL.

NEAR CALL

\* It refers to a procedure CALL which  
is in the same code segment as the  
CALL instruction.

- \* The address of a near CALL is 2 bytes long.
- \* FAR CALL:-
- \* It refers to a procedure CALL which is in the different code segment as the CALL instruction.
- \* The address of a far CALL is 4 bytes long.

### RETURN (RET) :-

- \* Return means Returns from the subroutine
- \* The RETURN instruction is used to the transfer program control procedure back to the calling or called procedure. (main program)
- \* Return is also two types,
  1. Near RET
  2. FAR RET

#### \* 1. NEAR RET :-

- \* It means the transfer of control is within the segment.

#### \* 2. FAR RET :-

- Transfer of control is in the other segment.

- \* When we want to call the procedure in the main program. The instruction used is CALL.

\* When the control after executing subroutine, the control is back to the main program. The instruction used is RETURN (RET).

## Parameter Passing:-

\* How the data will be passed from main program to subroutine is generally called Parameter Passing.

\* To pass the information about address, variables or data from main program to subroutine is called parameter passing.

\* Passing of parameters is a mechanism for communication of data and information between the calling and called procedures.

\* There are four main ways of passing parameters to and from procedures.

1. Passing parameters using register.

2. Passing parameters using stack.

3. Passing parameter using memory address.

4. The parameters that are used to transfer data to a procedure are known as input parameters.

→ The parameters to transfer result from


the procedure to the calling procedure

are known as output parameters.

\* The parameters used to transfer data in both the directions are called input-output parameters.

\* Explain procedure programming in 8086?

Subroutine programming!



When a group of instructions are to be used several times to perform a same function in a program, then we can write them as a separate sub program called procedure or subroutine. Whenever required the procedures can be called in a program using CALL instructions.

The procedures are written and assembled as separate program modules and stored in memory. When a procedure is called in the main program the program control is transferred

to procedure and after executing the procedure the program control is transferred back to main program. In 8086 processor, the instruction CALL is used to call a procedure in the main program and the instruction, RET is used to return the control to main program.

- \* 8086 assembler directives related to procedure is PROC.
  - \* PROC :- Beginning to the procedure.
  - \* ENDP :- End of the procedure.
- \* The usage of procedure provide many advantages. That is program design development and implementation to solve complex programs.
- \* When a procedure is called the current value of IP is pushed on to the stack.
- \* When a procedure returns the value of IP is popped from the stack.

## Understand the Significance of assembly language program?

### A. Assembly Language Program:-

An assembly language is a low-level programming language for computers, microprocessors, microcontrollers, and other integrated circuits. It implements a symbolic representation of the binary machine codes and other constants needed to program a given CPU architecture. This representation is usually defined by the hardware manufacturer, and is based on mnemonics that symbolize processing steps, instructions, processor registers, memory locations, and other language features.

Assembly language programming requires good knowledge of machine architecture, operating system, and programming principles. Assembly language reveals the secret of the computer's hardware and software. The programs written in this language are compact and efficient. A program has to be converted to machine code for execution and it is performed by the translator known as "Assembler".

Assembly language, unlike high level languages, is machine dependent. Each processor has its own set of instructions that it can support. Using with 8086

instructions, an assembly language program can be implemented in the following methods:-

- (i) Standard coding form.
- (ii) Using Microsoft assembler (MASM)
- (iii) Using DEBUG program on the IBM PC
- (iv) Using turbo assembler (TASM)

To implement the assembly language programs on the laboratory microprocessor trainer kits, the 'standard coding form' is only the suitable method to execute the programs. MASM, TASM and DEBUG methods are useful to implement the assembly language programs on the IBM PC without using the microprocessor trainer kit. In this chapter let us study the first two methods.

### Standard Coding Form method:-

In Standard Coding form method, the assembly language program consists of a sequence of instructions will written using labels, mnemonics, symbolic addresses and operands. In 8086 assembly language programming the machine codes should be constructed for each instruction by hand, particularly in this method. This is major disadvantage in this method of programming.

Memory address	Machine code	Label	Mnemonics	operand	Comments

## CHAPTER - 4

### INTEL ADVANCED PROCESSORS

MICRO

80x86 families

80186

80286

80386

80486

80586 (81) pentium

\* List the features of 80286 processor?

- \* 80286 is a 16-bit processor.
- \* It has 24 address lines
- \* It has 16 data lines
- \* It supports  $2^{24} = 16\text{ MB}$  of physical memory.
- \* It supports 1GB of virtual memory.
- \* It provides multiuser and multitasking.
- \* It requires +5 volts dc supply for operation.
- \* It operates on 10MHz clock frequency.
- \* 80286 is 6 times faster than 8086.
- \* 80286 operates in 2 modes
  - ① real address mode
  - ② protected virtual address mode.
- \* 80286 is 68 pin IC package.
- \* It is introduced in the year 1982.

\* List the features of 80386?

- A \* 80386 is a 32-bit processor introduced in the year of 1985.
- \* It has 32 address lines.
  - \* It has 32 data lines.
  - \* It supports  $2^{32} = 4\text{GB}$  of physical memory.
  - \* It requires +5 volts dc supply for its operation.
  - \* It supports 64 TB of virtual memory.
  - \* It operates on 12.5, 16, 20, 25 (87), 33 MHz of clock frequency.
  - \* It is a 132 pin PGA (Pin Grid Array).
  - \* It provides:-
    - multitasking
    - memory management
    - high speed bus Interface
    - pipelined Architecture
    - cache memory in a single IC chip.

\* List the features of 80486?

- A \* 80486 is a 32 bit processor introduced in 1989.
- \* It has 32-bit Address lines.
  - \* It has 32-bit data lines.
  - \* It requires +5 volts dc supply for its operation.
  - \* It supports  $2^{32} = 4\text{GB}$  of physical memory.

- \* It supports 64TB of virtual memory.
- \* It is a 168 pin PGA [Pin Grid Array]
- \* It operates on 25 - 100 MHz of clock frequency
- \* It provides :-
  - Multi-tasking,
  - Memory Management,
  - High speed bus interface,
  - Pipelined Architecture,
  - Cache memory in a Single IC chip,

floating point unit.

### Pentium Processors:-

Pentium -<sup>Pro</sup>  
 pentium - II  
 pentium - III  
 pentium - IV

Advanced Pentium  
processors


- \* List the features of Pentium processors?

- A. ① It is labelled as P5 (8) 80586
- ② Pentium processor is a 32-bit processor. Introduced in the year of 1993.
- ③ It has 32 address lines.
- ④ It has 32-bit - 64 bit data lines.
- ⑤ It supports  $2^{32} = 4\text{ GB}$  of physical memory.
- ⑥ It operates on 100 - 200 MHz clock frequency.
- ⑦ It is a 237 pin IC package.
- ⑧ It requires +5 volts DC power supply for internal operation

⑨	It consists of 3.5 million transistors.		
⑩	It provides $\Rightarrow$ super scalar Architecture. $\Rightarrow$ Two integer Pipe line unit $\Rightarrow$ floating point point $\Rightarrow$ Two cache unit in a single IC chip.		
* Comprehend (compare) the features of 80286, 80386 and 80486 processor?			
Parameter	80286	80386	80486
1. year	introduced in the year 1982	introduced in the year 1985	introduced in the year 1989
2. No. of bits	it is a 16-bit processor	32-bit processor	32-bit processor
3. Data lines	16-bit data lines	32-data lines	32-data lines
4. Address lines	24 Address lines	32 Address lines	32. Address lines
5. physical memory	$2^{24} = 16\text{ MB}$	$2^{32} = 4\text{ GB}$	$2^{32} = 4\text{ GB}$
6. No. of pins	68 pins	132 pins	162 pins
7. clock frequency	$10\text{ MHz}$	$12.5 \text{ to } 33\text{ MHz}$	$25 - 100\text{ MHz}$
8. power supply	+5 volts dc	+5volts dc	+5volts dc.
9. virtual memory	1GB	64TB	64GBTB
10 functional units	BIU, EU, IU, AU	BIU, EU, SU, PU, CPU, JDU	It is a combination of 80386 + 8KB & Cache memory.

\* Explain pentium processor with a block diagram?

A.



Internal block Diagram of Pentium  
Microprocessor

The pentium processor contains the following units (8) blocks.

1. Core execution unit
2. Integer pipeline unit
3. Floating point pipeline unit
4. 64-bit bus Interface.

#### \* Core Execution Unit:-

\* This unit contains code cache, data cache, and Branch prediction.

\* Pentium uses a separate 8KB cache and 8 KB data cache.

\* Branch prediction demands more Bandwidth.

#### \* Integer Pipeline unit:-

\* The integer pipeline has 5 stages.

1. pre fetch.
2. Instruction Decode.
3. Address Generation.
4. Execution.
5. Write back

\* The pentium has a Super scalar designed (8) Organisation that enables two Instructions to execute in parallel.

\* As shown in the figure the pentium has 2 integer pipeline units. They are U and V

Pipeline Integers.

- \* Each pipeline has a separate ALUs.
- \* After the execution of the instructions the result is stored in the registers.

### 3. Floating Point Pipeline unit:-

- \* This unit has 8 stages.

1. prefetch

2. Instruction Decode.

3. Address generation.

4. Operand fetchs

5. First Execute.

6. Second Execute

7. Write float

8. Error Reporting.

- \* This unit performs floating addition, subtraction, multiplication, division, and compare.

### 4. 64-bit Bus Interface

- \* This unit is used to interface and external I/O devices with the pentium processor, using 64-bit data bus.

comprehend and compare the features of advanced pentium processors. (8) compare features of pentium pro, PII, PIII and PIV.

A  
q  
e  
s  
t  
i  
o  
n

Parameter	Pentium Pro.	Pentium II	Pentium III	Pentium IV
No. of bits	It is a 32-bit process 81	32-bit	32-bit	it is 64-bit process 87.
Year	introduced in the year 1995	1997	1999	2000
No. of Data lines	64 -data lines	64	64	64-bit data lines
No. of Address lines	36 -address lines	36	36	36
Power supply	+5v dc	+5v dc	+5v dc	+5v dc
Clock frequency	150 - 200 MHz	233 - 450 MHz	500 MHz - 1 GHz	1.4 GHz - 2.6 GHz
No. of pin	387	242	370	478
No. of transistors	5.5 million	7.5 million	9.5 million	42 million Transistors
Physical Memory.	$2^{36} = 64\text{GB}$	64 GB	64 GB	@ 64 GB
Cache memory	256 kB & secondary level cache L1	256 kB & secondary level cache L2	16 kB instruction cache 16 kB data Cache	8 kB data cache 256 kB & secondary cache.

## CHAPTER-5

# Architecture of 8051

## MICRO CONTROLLER

- \* Comparison between Microprocessor and Micro controller?

A)	<u>Micro Processor</u>	<u>Micro Controller</u>
	Single chip CPU is called as microprocessor.	A single chip micro computer is called as micro controller.
	A microprocessor contains ALU, register, clock circuit, control unit and interrupt.	A micro controller contains ADC, DAC, ROM, RAM, clock circuit and microprocessor.
	Simple architecture Ex:- 8086, 80286, 80386, 80486, 80585 or pentium.	Complex architecture Ex:- 8051 faster
	Microprocessor based system requires more hardware.	It requires less hardware.
	Multifunctional pins are less.	It has more number of multifunctional pins.
	Used for general purpose applications like used in digital computing system or computers.	Used for specific purpose applications like used in embedded systems.
	It requires large number of interfacing devices.	It requires less number of interfacing devices.
	It has single memory map for data and code memory.	It has separate memory map for data and code memory.
	It has one or two bit handling instructions.	It has many bit handling instructions.

- \* Define Microcontroller?
- A single chip microcomputer is called as microcontroller, includes a processor, Memory and I/O peripherals on single chip.


Ex:-

Intel 8051 MC(MC)

- \* List the features of 8051 MC?

- A. 1. Intel 8051 MC is a 8-bit, introduced in the year of 1981.
2. It is a 40-pin IC chip.
3. It has 4 register banks
4. Data lines 8-bit
5. Address lines - 16
6. Timer/counter → 02
7. Internal RAM - 128 bytes
8. Internal ROM - 4KB
9. It requires +5 volt DC supply for its operations.
10. It requires the clock frequency is 12MHz
11. It has 32 I/O Lines.

- \* Draw the block diagram of micro computer and explain the function of each unit?



Microprocessor:- Microprocessors performs various operations on digital signals. There are three functional components which forms the CPU of a microcomputer. They are.

1. Register Array
2. Arithmetic logic unit
3. Timing and control unit.

Interface:-

Interface is needed to communicate microprocessor with outside world.

Memory:-

It is used to store instruction and data. The memory block has two sections. i.e., ROM, RAM.

Input:-

The input unit transfers the binary instruction and data from the outside world to the microprocessor.


Output:-

The output unit transfers the processed data from the microprocessor to the output device.


System Bus:-

A group of conducting wires which carries the electrical signals the data. Basically it is a communicating path between the microprocessor and I/O device and memory.

\* Draw the block Diagram of 8051 MC?




Ex Draw the Pin Diagram of 8051 MC?



\* Draw the Register Structure of 8051 MC?

## A. Register structure of 8051



\* Give the details of 8051 MC family chips?

A. The details of internal memory capacity, no. of timers and Interrupts of various microcontrollers are given below table.

Device	On-chip Data memory	On-chip program memory	16-bit Timer/counter	No. of vectored Interrupts
1 8031	128 B	None	2	5
2 8032	256	None	2	6
3 8051	RAM 128B	4K RDM	2	5
4 8052	256	8K	3	6
5 8751	128	4k EPROM	2	5
6 8752	256	84 EPROM	3	6
7 AT 89C51	128	4k Flash memory	2	5
8 AT89C52	256	8k Flash memory	3	6

\* Explain the features special function registers in 8051?

A) PCON:- (Power Control Register)

\* PCON is a 8-bit register.

\* It is used for power control and baud rate selection.

\* It is a byte addressable register.

\* It also consists of general purpose userflag.

SCON:-

\* It is a 8-bit register.

\* It is Serial port control and status register.

\* This register contains not only the mode Selection bits, but also the specific bit for transmit and receive.

\* It has serial port interrupt bits.

## TCON:- (Timer/counter control register)

- \* It is a 8-bit register.
- \* This register contains the timer control flags and two interrupt flags.

## SBUF:- (Serial Data Buffer register)

- \* The 8051 has serial data communication circuit that uses register SBNF to hold the data.
- \* It is used to hold the parallel data during transmission and reception.
- \* SBUF is an 8bit register used for serial communication.

## TMOD:- (Timer mode control Register)

- \* It is an 8-bit register.
- \* It is used to select the operating mode and the timer/counter operation of the timers.

## IE:- (Interrupt Enable Register)

- \* It is a 8-bit register.
- \* It is used to enable (1) disable all interrupts of 8051.
- \* If the bits are 0, the corresponding interrupt is disable.
- \* If the bits are 1, the corresponding interrupt is Enable.

IP :- (Interrupt priority register)

- \* It is an 8-bit register.
- \* It is used to make the priority of the interrupts of 8051.
- \* If the bit are 0 :- The corresponding interrupt is lower priority.
- \* If the bits are 1 :- The corresponding interrupt is higher priority.

\* Describe the various parts of 8051?

A \* 8051 has 4 ports P<sub>0</sub>, P<sub>1</sub>, P<sub>2</sub>, P<sub>3</sub>.

- \* A total pins of 32 reserved for 4 ports.
- \* All 4 ports are bidirectional I/O ports  $\leftrightarrow$

Port - 0 :-

- \* Port - 0 can be designated as P<sub>0.0</sub> - P<sub>0.7</sub>
- \* The internal ram address of Port - 0 is 80 - kB
- \* It is used as simple input / output port.
- \* The bidirectional lower order address and data lines are functioning in this port.

i.e (AD<sub>0</sub> - AD<sub>7</sub>)

Port - 1 :-

- \* Port - 1 can be designated as (P<sub>1.0</sub> - P<sub>1.7</sub>)
- \* It is used as dedicated I/O port.
- \* It does not have any alternate function.

\* The internal RAM address of Port -1 is \_\_\_\_\_

Port -2 :-

\* Port -2 can be designated as  $(P_2.0 - P_{2.7})$

\* It can be used as Input/output port.

\* The alternate function of

Port -2 is \_\_\_\_\_

\* The higher order address lines i.e  $(A_8 - A_{15})$

\* The internal RAM address of Port is \_\_\_\_\_

Port -3 :-

\* Port -3 can be designated as  $P_3.0 - P_{3.7}$

\* It can be used as simple I/O port.

\* The alternate functions such as

$(RXD, TXD, \overline{INT_0}, \overline{INT_1}, T_0, T_1, WR, RD)$

can be performed.

\* The internal RAM address of Port -3

is \_\_\_\_\_.

\* Explain timer / counters in 8051?

Timer / counter



Timer 0

TLO THO

Timer 1

TLI THI

- \* Counters are used to count the number of events.
- \* Timers are used to maintain time delays between the actions.
- \* A counter always counts up.
- \* 8051 has two 16-bit timer/counter

Timer - 0

Timer - 1

\* The registers TMOD and TCON are used to monitor the nature of working of timer.

\* The timers can be configured to operate either as timers (8) event counters.

\* The count control bit  $C/T$  is devices the either it is timer operation (8) counter-operation.


\* If  $C/T = 0$ , it performs timer operation.

\* If  $C/T = 1$ , it performs counter operation

\* The 8051 requires 12 MHz clock frequency for its operations.

## Special Purpose Register:

- \* PSW (Program status word)
- \* It is called as flag register.
- \* PSW is a 8-bit register.
- \* Flag is a condition to repeat the state of the arithmetic logical operation.
- \* It is going to be hold by a flip flop.



RS, RS <sub>0</sub> Register Bank		
0	0	Bank 0
0	1	Bank 1
1	0	Bank 2
1	1	Bank 3

The 5th bit indicates over flag.


## PC (Program counter.)

- \* It is a 16-bit register.
- \* It is used to hold the address of the next instruction which is to be executed.
- \* It is automatically incremented to point the next instruction in the program sequence after the execution of the current instruction.

\* This is the only register that does not have an internal address.

\* DPTR :- (Data Pointer)

\* It is a 16-bit register, used to hold the 16-bit address.



\* Stack Pointer:-

\* It is a 8-bit register which controls a portion of Internal RAM known as STACK.

General Purpose Registers:-

Register A :- A (Accumulator)

\* It is a 8 bit register used for arithmetic and logical operations. After operation the result is stored in accumulator.

\* It acts as a source as well as destination.

Register B :- B (Base)

\* It is a 8-bit register.

\* It is used for multiplication and division operations.

Ex:-

MUL BL. DIV BL.

\* Describe internal memory of 8051 IC?

### A. Memory organization of 8051

Internal  
memory

External  
memory

Internal memory (on chip memory):-

- \* 8051 has 128 bytes of RAM for data memory.
- \* 8051 has 4KB of ROM for program memory,  
Inside the IC chip.

\* The figure shows the Internal RAM  
Organization:-

General Purpose RAM Memory Space	30 to 7F
Bit Addressable Area	20 to 2F
Register Bank <sub>3</sub>	18 to 1F
Register Bank <sub>2</sub>	10 to 17
Register Bank <sub>1</sub>	08 to 0F
Register Banks	00 to 07

### INTERNAL RAM ORGANIZATION

- \* The 128 bytes of RAM is divided in to three sections.


- Registers Banks from 00 to 1FH
- Bit Addressable Area is from 20 to 2F
- 30H to 7FH are called general purpose area.

- Register Bank requires 32 bytes of RAM
- Bit addressable area requires 16 bytes of RAM.
- General purpose of 80 bytes of RAM.

$$\begin{array}{r}
 32 \\
 16 \\
 20 \\
 \hline
 128 \text{ bytes}
 \end{array}$$

### Internal ROM:-


The 4kB of Internal ROM is organized to hold the user application program.



The memory space extends from 0000H to OFFFH storing the program code.


\* Describe the External memory organization of 8051 MC?

### Memory Organization of 8051



### External memory (off chip memory):-

\* The 8051 has 64 kB of external RAM.



0000H

FFFFH

As shown in the figure the range of external RAM is from 0000H to FFFFH.


- \* If more space is required, then the external memory has to be connected.

- \* RAM can be used to hold data.

- \* This external is accessed through the use of DPTR.

### External ROM:

The 8051 has 64 kB of External ROM.



FFFFH


0000H

As shown in the figure the range of External ROM extends from 0000H to FFFFH.

- \* The ROM can be hold the program.

- \* The control pin EA (Pin 31) determines the accessing of either internal (8) External ROM.

\* Explain the Interrupts of 8051?



\* 8051 has 2 External Interrupts:  $\overline{INT_0}$ ,  $\overline{INT_1}$

\* 8051 has 3 Internal Interrupts. The 8051 has 5 Interrupts.

The Internal Interrupts:-

1. Timer 0

2. Timer 1

3. Serial Port

\* All the interrupts of 8051 are maskable and vectored interrupts.

\* An interrupt is a signal either from hardware or from a program that interrupts the normal processing of the CPU.

\* With the help of IE register the interrupt is enabled or disabled with the help of IP register. The priority of interrupt is decided.

External Interrupts:

\* The External interrupts are provided by the external circuitry connected to the pins of  $\overline{INT_0}$  and  $\overline{INT_1}$  of the 8051.

- \* The memory address of  $\overline{\text{INT}_0}$  is 003H,  $\overline{\text{INT}_1}$ , is 0013H in the interrupt vector table.

### Internal Interrupt:

- \* Timer 0 and Timer 1 interrupts are generated by internal timer/counter registers. These are  $\text{TF}_0$  &  $\text{TF}_1$ .

- \* The memory address of  $\text{TF}_0$  is 000BH and  $\text{TF}_1$  is 001BH in the interrupt vector table.

- \* Serial port/communication is a single interrupt that belongs to both transmit and receive.

- \* The serial port interrupt is generated by the logical OR of  $\text{R}_1$  and  $\text{T}_1$ .


- \* The memory address of  $\text{R}_1$  and  $\text{T}_1$  is 00023H in the interrupt vector table.

Interrupt	Vector Address	Priority
External Interrupt	0003H	Highest
Timer-0 Interrupt	000BH	
External Interrupt-1	0013H	
Timer-1 Interrupt	001BH	
External Serial port Interrupt	0023	Lowest.

\* Explain serial Input / output of 8051?

A \* The 8051 has one special communication interrupt.

\* The 8051 is a 8-bit MC and it transfers 8-bit data simultaneously. Hence it requires 8 transmission lines between sender and receiver.



Parallel mode.

\* The serial data coming from input device is to be converted in to parallel form and given

to MC.

\* Parallel data from the MC is converted in to serial form and given to output devices.

\* With the help of SBUF (Serial Port Buffer Register) the serial data transmission takes places.

\* During transmission; parallel data is return

in to SBUF which is then converted into serial form.

\* During reception serial data is converted into parallel and Enter SBUF.

\* With the help of SCON register it controls the serial data transmission and reception.

\* The 8051 has serial data communication device called [UART] universal Asynchronous Transistor Register.

- \* The register SCON is used to control data communication.
- \* The Register PCON is used to control data rate.
- \* The 8051 provides 4 programmable modes for serial data communication.
- \* The modes are selected by SM<sub>0</sub>, SM<sub>1</sub> bits in the SCON register.

SM <sub>0</sub>	SM <sub>1</sub>	Mode	Description
0	0	0	Shift Right register.
0	1	1	8-bit UART
1	0	2	9-bit UART
1	1	3	9-bit UART

X Explain different modes of operation of 8051?

- A.
- \* The modes of operations depends on TMOD and TCON registers.
  - \* The TMOD Register the bits M<sub>0</sub>, M<sub>1</sub> specifies the modes.

Mode 0 :-  $(M_1 = 0, M_0 = 0)$

In this mode timer can act as 16 bit timer.

$$T_L = 5 \text{ bits}$$

$$T_H = 8 \text{ bits}$$

Mode 1 :-  $[M_1 = 0, M_0 = 1]$

In this mode the timer can act as 16-bit timer.

$$T_L = 8 \text{ bits}$$

$$T_H = 8 \text{ bits}$$

Mode 2:- ( $M_1 = 1, M_0 = 0$ )

This operation is called 8-bit auto reloaded mode.

- \* In this mode  $PH$  holds the reloaded values and  $TL$  holds the timer itself.
- \* The timer act as 8-bit timer.

Mode 3:- ( $M_0 = 1, M_1 = 0$ )

This operation is called split mode. In this mode timer 0 is user as  $TLO$  and  $TH_0$  and timer 1 is stopped.

\* Explain condition & Loop Statement?

### A. 1. IF - THEN :-

The statement has the following.

IF	condition	THEN
	action	actions
	action	actions

The above statement says that, THEN IF the started condition to be true, THEN the series of actions will be executed.

\* If the specified condition is not true execution will skip over the actions after THEN.

Consider the following program by implementing this type of IF - THEN.

\* Generally this statement is implemented with a conditional Jump instruction.

### 2. IF - THEN - ELSE :-

This is used to indicate a choice between two alternative forces of action.

IF	condition	THEN
	action	
Else		action.

### 3. Multiple IF-THEN-ELSE

IF condition THEN	action	condition	THEN	action
ELSE IF condition THEN	action	condition	THEN	action
Else	action.			

- \* Assembler supports the use of conditional statements in the ALP.
- \* This conditional statements controls the flow of the program execution.

### Loop statements

- \* Assembler supports the use of loop statements in the ALP.

### WHILE - DO

WHILE Some condition is present	DO	action	action.	condition	action
---------------------------------	----	--------	---------	-----------	--------

write a program to add two 16-bit quantities stored in the Ax and Bx registers. If no carry exists after the addition, increment SI register.

```
ADD AX,BX  
JNC THERE  
NOP  
NOP  
NOP  
AHEAD INC SI
```

- \* write a program to add two 16-bit numbers stored in the registers Ax and Bx. If carry exists, then increment si register; otherwise move the data of Bx in to the register CL.

```
ADD AX,BX  
JC AHEAD  
JMP THERE  
AHEAD INC SI  
THERE MOV CL,02H
```

## Multiple IF-THEN-ELSE

```
ADD AH, BH  
CMP AH, 10H  
JB AHEAD  
CMP AH, 40H  
JB THERE  
MOV CL, 00H  
INC SI  
JMP EXIT
```

THERE MOV CL, 04H

\* Write assembly language programs using procedure and parameter passing?

### A. Program Statement:-

Write an assembly language program to convert a given BCD number to a binary number using procedures and parameters passing.

### \* Program Methodology:-

During the conversion of BCD number to a binary number, the following sequence of operations is involved.

1. Nibble separation.
2. Saving of lower nibbles.
3. Multiplication of AH with the upper nibble.
4. ADD the above product with the lower nibble.

Note that the program may use AL register to pass the parameters to the procedures.

## Program:-

TITLE : BCD to Binary Conversion

@DOS.SEG

• MODEL small

• STACK 100H

• CODE

Main PROC

MOV AX, @ data;

MOV DS, AX

MOV AL, num;

CALL BCD Bin

MOV LOC, AL;

MOV AX, 4C00H;

INT 21H

Main ENDP

BCD Bin

PROC near

PUSH F ; Save the flags

PUSH BX ; and

PUSH CX ; Registers

MOV BL, AL ; Transfer the given BCD in BL

AND BL, OFH ; To mask upper nibble.

AND AL, F0H ; To mask lower nibble.

MOV CL, 04H ; Move upper BCD digit  
to lower older.

ROR AL, CL ; nibble position for multiplication

Mov BH, OAH ; Load conversion factor in BH

MUL BH ; multiply upper BCD digit  
in AL by OA1 in BH register.  
product is in AL.

ADD AL, BL ; Add lower BCD digit to the  
product.

POP CX ; Restore registers.

POP BX

POPF ;

RET ;

BCD Bin . ENDP

DATA

Num db 15H

Loc db ?

END main