# Digital IC Design EE5311

Implementing 8×8 unsigned multiplier using the Dadda tree

Group: 17

Raman (EE24M105)

Reshul Jindal (EE24M106)


OM Prakash Sahu (EE24M100)

DEPARTMENT: ELECTRICAL ENGINEERING


PROGRAM: INTEGRATED CIRCUITS AND SYSTEM

# I. <u>Implementation using Ripple carry in vector</u> <u>Merge stage</u>


#### **Schematic:**



#### Layout:



#### **Test Bench:**



#### **DRC**:

```
Running DRC with area bit on, extension bit on, Mosis bit Checking again hierarchy .... (0.0 secs)
Found 231 networks
O errors and O warnings found (took 0.047 secs)
```

#### LVS:

```
Hierarchical NCC every cell in the design: cell 'DADDA8{sch}' cell 'DADDA8{lay}'
Comparing: DADDA8:Inverter8X{sch} with: DADDA8:Inverter8X{lay}
  exports match, topologies match, sizes not checked in 0.0 seconds.

Comparing: DADDA8:and4{sch} with: DADDA8:and4{lay}
  exports match, topologies match, sizes not checked in 0.0 seconds.

Comparing: DADDA8:c2s1{sch} with: DADDA8:c2s1{lay}
  exports match, topologies match, sizes not checked in 0.0 seconds.

Comparing: DADDA8:nand4{sch} with: DADDA8:nand4{lay}
  exports match, topologies match, sizes not checked in 0.0 seconds.

Comparing: DADDA8:DADDA8{sch} with: DADDA8:DADDA8{lay}
  exports match, topologies match, sizes not checked in 0.015 seconds.

Summary for all cells: exports match, topologies match, sizes not checked

NCC command completed in: 0.031 seconds.
```


# **Functionality Test:**

Input A: 01111111 (127)


Input B: 11111111 (255)

Output: 0111111010000001 (32385)


# *I/P waveform {A}:*




# *I/P waveform {B}:* Used PWL for last bit (b7) to show transitions in output waveforms.




# *O/P waveform:* (MSB) 0111111010000001 (LSB)





#### **Critical Path:**



# **Delay Measurements:**

#### **Input combination:**


A:10010101(149)


 $B:10011100(156) \rightarrow 11011100(220)$ 

Given input 149 to A and 220 to B. Pulse given to b6 bit so that rise delay will be propagation delay between inputs 149 and 220 and output 32780.

- Rise delay measured between b6 bit and S15.
- Fall delay measured between b6 bit and S14.


# Delay between Input and Output(schematic):





Rise delay(schematic) = 257.3pS

# **Delay between Input and Output (Layout):**




Rise delay (with RC extraction) = 447.9pS


#### Ratio of layout to schematic rise delay

### =447.909ps/257.351ps =1.74


# Input A: 10010101(149)




Input B: 11011100(220)



# Output waveforms: 10000000001100(32780)





# \* Thank You \*