

EE6320 RF Integrated Circuits Project: Mixer Design

Mixer Performance Summary Table

	<u>Design Metric</u>	<u>Performance</u>	<u>Specification</u>
<u>Conversion Gain</u>	Minimum Peak Gain in the specified band [$f_{RF} = f_{LO}$]	22.915dB	>20 dB
	Maximum Peak Gain in the specified band [$f_{RF} = f_{LO}$]	22.933dB	>20 dB
	Peak Gain flatness in specified band [Max-Min Gain]	0.02dB	-
	3dB RF Bandwidth [From the plot of $f_{RF} = f_{LO}$]	3.35GHz	-
	Minimum Band-Edge Gain in the specified band [$f_{RF} = f_{LO} + 10MHz$]	22.91dB	>20 dB
	Maximum Band-Edge Gain in the specified band [$f_{RF} = f_{LO} + 10MHz$]	22.93dB	>20 dB
<u>Noise Figure</u>	Maximum SSB Noise Figure for $f_{LO} = 925 MHz$	6.97544dB	≤ 10 dB
	Maximum SSB Noise Figure for $f_{LO} = 942.5 MHz$	6.99216dB	≤ 10 dB
	Maximum SSB Noise Figure for $f_{LO} = 960 MHz$	7.0044dB	≤ 10 dB
<u>Linearity - IIP_2</u>	Input power used for extrapolation	-40dBm	-
	Power of Fundamental Tone at output (at chosen input power)	-22dBm	-
	Power of IM_2 Tone at output (at chosen input power)	-90dBm	-
	Extrapolated IIP_2	31.7466dBm	$\geq +30dBm$
<u>Linearity - IIP_3</u>	Input power used for extrapolation	-40dBm	-
	Power of Fundamental Tone at output (at chosen input power)	-20.5dBm	-
	Power of IM_3 Tone at output (at chosen input power)	-100dBm	-
	Extrapolated IIP_3	0.216dBm	≥ 0 dBm
<u>Power</u>	Mixer DC power consumption [Excluding Bias]	1.44mW	Minimize
	Bias circuit power consumption	42.3 μ W	Minimize
<u>Other</u>	Sum of all resistances [excluding bias]	2K Ω	-
	Sum of biasing resistances	2M Ω	-
	Sum of all capacitances [Including AC coupling]	2 μ F	-
	Sum of all inductances	NA	

	Load chosen (each R_load)	1KΩ	-
	Differential Mixer Input Capacitance (C_gs Caps)	118fF	-
	Simulator Used	Cadence Virtuoso	-


Name: RESHUL JINDAL
Roll No: EE24M106

LNA + Mixer Performance Summary Table


	<u>Design Metric</u>	<u>LNA</u>	<u>Mixer</u>	<u>Cascade</u>	
				<u>Expected</u>	<u>Simulated</u>
Conversion <u>Gain</u>	$f_{IN} = f_{LO}, f_{LO} = 925 \text{ MHz}$	40.453dB	22.933dB	63.386dB	59.9dB
	$f_{IN} = f_{LO} + 10\text{MHz}, f_{LO} = 925 \text{ MHz}$	40.705dB	22.93dB	63.635dB	60.4dB
	$f_{IN} = f_{LO}, f_{LO} = 942.5 \text{ MHz}$	40.86dB	22.924dB	63.784dB	60.72dB
	$f_{IN} = f_{LO} + 10\text{MHz}, f_{LO} = 942.5 \text{ MHz}$	41.03dB	22.92dB	64dB	61.1dB
	$f_{IN} = f_{LO}, f_{LO} = 960 \text{ MHz}$	41.12dB	22.95dB	64.07dB	61.325dB
	$f_{IN} = f_{LO} + 10\text{MHz}, f_{LO} = 960 \text{ MHz}$	41.2dB	22.91dB	64.11dB	61.575dB
Noise <u>Figure</u>	$f_{IN} = f_{LO} + 10\text{MHz}, f_{LO} = 925 \text{ MHz}$	1.94dB	6.97544dB	2.03dB	1.937dB
	$f_{IN} = f_{LO} + 10\text{MHz}, f_{LO} = 942.5 \text{ MHz}$	1.92dB	6.99216dB	2.047dB	1.924dB
	$f_{IN} = f_{LO} + 10\text{MHz}, f_{LO} = 960 \text{ MHz}$	1.927dB	7.0044dB	2.046dB	1.922dB
Linearity <u>IIP3</u>	Input power used for extrapolation	-60dBm	-40dBm	-	-70dBm
	Power of Fundamental Tone at output (at chosen input power)	-40.24dBm	-20.5dBm	-	-8.91dBm
	Power of IM_3 Tone at output (at chosen input power)	-160.486dBm	-100dBm	-	-65.61dBm

	Extrapolated IIP_3	0.123dBm	0.216dBm	-	-41.4dBm
<u>Power</u>	Total power consumption [Excluding Bias]	74.704mW	1.44mW	76.144mW	76.122mW
	Bias circuit power consumption	2.736mW	42.3μW	2.7783mW	2.7783mW

Mixer Schematic



Mixer Testbench



Design Variable Values


<u>Design Variable</u>	<u>Value</u>
Resistance (load, each side)	1K Ω
Length of all MOS	180nm

Width of Switch MOS (all 4)	90 x 270nm = 24.3μm
Width of Transconductance MOS (both MOS)	280 x 270nm = 75.6μm
Bias Current	23.5μA
V_LO Amplitude	0.95V


Fixed Constant Parameters

<ul style="list-style-type: none"> Transconductance MOS C_{gs}: 118fF
<ul style="list-style-type: none"> Current Mirror MOS: W = 15 x 270nm = 4.05μm, L = 180nm
<ul style="list-style-type: none"> Coupling capacitances: 1μF (each)
<ul style="list-style-type: none"> Bias Resistances: 1MΩ (each)


Conversion Gain of Mixer at 925 MHz




Conversion Gain of Mixer at 942.5 MHz




Conversion Gain of Mixer at 960 MHz




Noise Figure of Mixer at 925 MHz




Noise Figure of Mixer at 942.5 MHz




Noise Figure of Mixer at 960 MHz




Mixer IIP2 Linearity




Mixer IIP3 Linearity




Mixer 3-dB Bandwidth




Mixer DC Power Consumption [Excluding Bias]




LNA + Mixer Testbench




LNA + Mixer IIP3 Linearity




LNA + Mixer Conversion Gain at 925 MHz




LNA + Mixer Conversion Gain at 942.5 MHz




LNA + Mixer Conversion Gain at 960 MHz




LNA + Mixer Noise Figure at 925 MHz




LNA + Mixer Noise Figure at 942.5 MHz



LNA + Mixer Noise Figure at 960 MHz



LO Waveform Characteristics



Characteristics taken are (for generalized manner, as f_{lo} varies for various analysis):

- Frequency: f_{lo} Hz
- Time period: $1/f_{lo}$ Hz
- Delay time: 0 (for I Lo signal), $0.25/f_{lo}$ (for Q Lo signal)
- Pulse Width: $0.40/f_{lo}$
- Rise/Fall Time: $0.10/f_{lo}$

Procedure adopted for the Project

1. First, hand calculations were performed to get the conversion gain more than 20dB.
2. The NMOS characterization was done to determine the size of both transconductance as well as switching NMOS, while getting required gm.
3. After making the circuit DC operating point analysis was conducted to verify the DC voltages and the gm.
4. Now we do the HB analysis to find the conversion gain and verify it to be greater than required.
5. HB noise analysis gives the integrated noise figure, it was easily achievable below 10dB.
6. IIP3 linearity is a small bump in the road, we need to check the third order derivative of the current with respect to V_{gs} for that. We need to bias the transconductance NMOS therefore at the V_{gs} where we see this derivative is close to zero. Now, this V_{gs} is generally lower than what we designed the Mixer initially and conversion gain might drop after the change in V_{gs} , therefore its recommended to design for a conversion gain at least 3dB if not 5dB higher than the required value, initially.
7. IIP2 is met easily, now you cascade the two (LNA + Mixer)
8. All the simulations were performed on the cascaded combination.
9. Everything obtained in the cascade was as desired.

Path to the Project Files

/home/ee24m106/cadence_project/RFIC_courseproject/mixer_rf

Calculations done for the Project

Mixer Project Hand Calculations

1) Conversion Gain = $\frac{2}{\pi} g_{mfs}$

Gain > 20dB
 $\frac{2}{\pi} g_{mfs} > 10$


for $R_D = 1k\Omega$
 $g_m = 15.7m$

at this g_{mfs} we get exact 20dB so we must design for $g_m \approx 20m$ so that after reduction of V_{DS} due to $11P_2$ we still get gain > 20dB.


We use a current of 1.44mA to bias the cascode of transistors.

$V_{DD} - IR = 1.8 - 1.44 \Rightarrow 0.36V$

↓
available V_D for the stack of 2 transistors.



M_1 and M_2 must be sized accordingly. This can't be hand calculated but we can simulate it.



We simulate these cells to find the w of transistors
take $L = L_{min} = 180 \text{ nm}$.

2) Noise figure expected estimation using Friis G^n :

$$F_{eq} = F_1 + \frac{F_2 - 1}{G_1}$$

$$NF_{eq} = 10 \log_{10}(F_{eq})$$

for $f = 925 \text{ MHz}$

$$10 \log_{10}(F_2) = 6.975 \quad 10 \log_{10}(F_1) = 1.94$$

$$F_2 = 4.98 \quad F_1 = 1.56$$

$$F_{eq} = 1.56 + \frac{3.98}{108.45}$$

$$NF_{eq} = 2.03 \text{ dB}$$

Similarly we can calculate for other cases as well.