

Software-Defined Radio with RF Systems on Module Workshop

TRAVIS COLLINS, PHD

ROBIN GETZ

ANALOG DEVICES

NOAM LEVINE

MATHWORKS



Agenda


	Day 1 – Tools and Physical Layer Algorithms	Day 2 – Hardware Implementation and MAC Layer
AM	<ul style="list-style-type: none">• Introduction and demo• Workflow overview• LAB: IIO-Scope• Simulation, hardware evaluation with algorithms• LAB: MATLAB Streaming• Modem overview• LAB: Modem test harness• Discussion	<ul style="list-style-type: none">• Day 1 review• Preparing for HDL and codegen• Deployment limitations and debugging• LAB: Observable deployed designs• Traditional HDL debugging• Discussion
PM	<ul style="list-style-type: none">• Introduction to modeling with Simulink<ul style="list-style-type: none">• Simulation and testing• Fixed-Point conversion and HDL capability• LAB: Fixed-Point conversion example• Discussion	<ul style="list-style-type: none">• MODEM demo on RF SOM Box• HSP vs Custom Reference designs<ul style="list-style-type: none">• Linux/HDL/BSP• LAB: TUN/TAP with OSC and debug registers• Summary and discussion<ul style="list-style-type: none">• Next steps and advanced topics

Day 2


NOAM LEVINE



Model-Based Design for SDR




Model-Based Design for SDR



Day 1 Review

- ▶ Model-Based Design
- ▶ One Golden Reference, One Set of Requirements, One Test Infrastructure
- ▶ MATLAB
 - Algorithm development
 - Explore large data sets
 - Visualizations
- ▶ Simulink
 - Time-based simulation
 - Gateway to higher-level capabilities
 - Fixed-Point conversion
 - Code generation
- ▶ Example Modem Design:
 - MATLAB and Simulink focus on PHY+MAC layer development
 - Workflow process includes three designs:
 - MATLAB Floating-Point Reference Design
 - Simulink Floating-Point Scalar Model
 - Simulink Fixed-Point Scalar Model
 - Testing harness maintains requirement consistency across designs
- ▶ MATLAB and Simulink have many tools and features to help with fixed-point conversion process
- ▶ Testing early with real data saves time and money

Model-Based Design for SDR




HDL Generation and Debugging

TRAVIS COLLINS, PHD


Lecture Outline

- ▶ Preparing models for HDL code generation and the process itself
 - Example: Changes made in Modem to meet requirements
- ▶ Integration of produced IP into RFSOM design
- ▶ Methods for debugging a deployed design

Model-Based Design for SDR



Model Progression






Works®

AHEAD OF WHAT'S POSSIBLE™


Instructor led Demo

TETHERED / DEPLOYED MODEM

Getting My Model On Hardware





Design Process: Code (MATLAB) and Models (Simulink)




Tool Constraints and Design Evolution

- ▶ Implementation options
 - Many built in library blocks
 - Components can be built from atomic parts
 - MATLAB Function Blocks can generate HDL
- ▶ Read documentation on built-in blocks
 - Understand differences between:
 - HDL Optimized IP and
 - Simulation IP




Generic



Where are we in the design process?

- ▶ Design is converted to fixed point
- ▶ Design is passing tests based on system requirements
- ▶ Now what?
 - A few more checks




Workflow Advisor Outline

Design Constraints

Code generation checks and optimizations

Synthesis and Deployment



HDL Workflow Advisor Demo


Generated Code Expectations

► HDL Code


- Rate requirements for generated IP
- Code is not guaranteed to meet timing closure
- Code is readable and editable
- Code is back annotated to model

► C/C++ Generated Code

- Not for heavy DSP



Design Flow: Prototyping Stage



Timing Reports: MATLAB and Vivado

Code Generation Report

Find: Match Case

Contents

- Summary
- Clock Summary
- Code Interface Report
- Timing And Area Report
- Critical Path Estimation**
- IP Core Generation Report

Referenced Models

Critical Path Report for combinedTxRx_ExternalMode/Combined TX and RX

Summary Section

Critical Path Delay : 139.878 ns
Critical Path Begin : [Tapped Delay](#)
Critical Path End : [delayMatch1](#)
Highlight Critical Path:
[hdl_prj_remove\hdlsrc\combinedTxRx_ExternalMode\criticalPathEstimated.m](#)
Highlight Uncharacterized blocks:
[hdl_prj_remove\hdlsrc\combinedTxRx_ExternalMode\highlightCriticalPathEstimationOffendingBlocks.m](#)

Critical Path Details

ID	Propagation (ns)	Delay (ns)	Block Path
1	0.4655	0.4655	Tapped Delay
2	138.7685	138.3030	Sum of Elements
3	139.7145	0.9460	Compare To Constant
4	139.7145	0.0000	Data Type Conversion1
5	139.8785	0.1640	delayMatch1

OK Help

Max Delay Paths

Slack (MET) : 12.297ns (required time - arrival time)
Source: system_i/CombinedT_ip_0/U0/u_CombinedT_ip_dut_ins (rising edge-triggered cell DSP48E1 clocked by dut_clk)
Destination: system_i/CombinedT_ip_0/U0/u_CombinedT_ip_dut_ins (rising edge-triggered cell FDCE clocked by dut_clk)
Path Group: Setup (Max at Slow Process Corner)
Path Type: 50.000ns (dut_clk rise@50.000ns - dut_clk rise@51.233ns = 1.233ns)
Requirement: 37.519ns (logic 20.735ns (55.266%) route 16.784ns)
Data Path Delay: 165 (CARRY4=137 DSP48E1=1 LUT2=2 LUT3=21 LUT4=4)
Logic Levels: -0.183ns (DCD - SCD + CPR)
Clock Path Skew: Destination Clock Delay (DCD): 1.233ns = (51.233 - 50.000)
Source Clock Delay (SCD): 1.459ns
Clock Pessimism Removal (CPR): 0.043ns

Clock Uncertainty: 0.035ns ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
Total System Jitter (TSJ): 0.071ns
Total Input Jitter (TIJ): 0.000ns
Discrete Jitter (DJ): 0.000ns
Phase Error (PE): 0.000ns

Location	Delay type	Incr(ns)	Path(ns)	Net
BUFGCTRL_X0Y0	(clock dut_clk rise edge)	0.000	0.000	r
BUFG		0.000	0.000	r sy
DSP48_X3Y94	net (fo=27500, routed)	1.459	1.459	r sy

Coffee Break

Modem Design Decisions


MODEM DESIGN MODIFICATIONS FOR HDL GENERATION AND DEBUGGABILITY
AND
DESIGN INTEGRATION WITH REFERENCE DESIGN

TRAVIS COLLINS, PHD


Changes To Fixed-Point Model

- ▶ Why would we change our design?
 - HDL generation requirements not met
 - Not meeting timing closure
 - Design debuggability

Debug Signals



Debug Scopes



Instructor lead Demo (Revisit)

TETHERED / DEPLOYED MODEM

Moving Toward FPGA Design and Design Methodology


► PLUTOSDR

- 28k logic cells, 2.1 Mb Block RAM, 80 DSP Slices
- USB ONLY



► RF-SOM

- 85k logic cells, 4.9Mb Block RAM, 200 DSP Slices
- 275k logic cells, 17.6Mb Block RAM, 900 DSP Slices




RFSOM Hardware

BOB



FMC



PCIe



Same
SOM

► RF-SOM Configurations

► AD9361-Z7035

► AD9364-Z7020


► Breakout boards

► FMC

► BOB



RF System-On-Module (SOM)



Hardware:

Transceiver

AD9361

HDL Reference Designs:

Xilinx
Intel


Device Software:

Linux
Bare Metal OS


► ADI provides:

- HDL reference designs
- Linux and bare-metal drivers
- Streaming API through IIO
- All source at [GitHub.com/AnalogDevicesInc](https://github.com/AnalogDevicesInc)


Hardware and Software Together: The Big Picture




Detailed Data Flow: Reference Design




Main DSP Blocks of Modem Design




Example IQ Reuse



Mapping IP To Hardware




Larger
Subsystem




Inserted into ADI HDL reference design


Detailed Data Flow: Adding IP To Model



Example In Vivado Block Diagram




HSP: Default Reference Designs and Interfaces




► Default limitations


- Reference designs interface rates must be at clock rate
- By default I/Q lines are only input/output and must be populated



Example IQ Reuse




Back In Simulink Model



Lab 3 Part A: Standard IQ Reuse


Main DSP Blocks of Modem Design




Use of External Mode

► Three Step Process


- Define extra parameters as AXI
- Generate Interface Model
- Select External Mode




Top Level Model API For External Mode




- Simulink Interface Model from Embedded Coder



Back In Simulink




Detailed Data Flow: Additional Control




Lab 3 Part B: External Mode

IIO AXI-MM



Detailed Data Flow: IIO AXI-MM



Lab 3 Part C: AXI-MM

Expanding the Design Interface

- ▶ Using External Mode can greatly increase runtime visibility
 - Additional AXI-lite interfaces for use with External Mode is not meant for high speed I/O
 - Embedded Coder becomes a requirement for External Mode
- ▶ IIO AXI-MM requires manual register assignments back in MATLAB/Simulink
- ▶ Development advantage
 - MATLAB does the plumbing work for AXI interfaces for you



I/Q Only
Interface
Model

External
Mode

IIO AXI-MM


HDL Verifier: FPGA Capture Tool

- ▶ Simulink has an ILA-like option called “FPGA Capture”
- ▶ Workflow:
 - ▶ Insert block
 - ▶ After HDL generation look open new “FPGADataCapture_model.slx”
- ▶ Can display in Logic Analyzer, Simulink, or MATLAB



ILA Debugging Workflow


- ILA is the most common Xilinx debugging method for deployed designs
- ILA blocks can be dropped into design before synthesis in workflow
- “External Port” can expose extra signals in design



1.3. Set Target Interface				
Analysis (^Triggers Update Diagram)				
Set target interface for HDL code generation				
Input Parameters				
Processor/FPGA synchronization:	Free running			
Target platform interface table				
Port Name	Port Type	Data Type	Target Platform Interfaces	Bit Range / Address / FPGA Pin
re	Import	int16	Rx data I1 In [0:15]	[0:15]
Im	Import	int16	Rx data Q1 In [0:15]	[0:15]
Enable	Import	boolean	Rx data Valid In	[0]
bytesOut	Output	ufix64	External Port	
validOut	Output	boolean	External Port	
sync	Output	boolean	External Port	
payloadLenOut	Output	uint16	External Port	
dataRe	Output	sfix16_En...	Rx data I1 Out [0:15]	[0:15]
dataIm	Output	sfix16_En...	Rx data Q1 Out [0:15]	[0:15]
validEQ	Output	boolean	Rx data Valid Out	[0]

Using Hardware Features For Debug

AD9361 Digital
Loopback



Deployed Debugging Options

- ▶ I/Q streaming lines in base reference design:
 - These will always exist and always must be mapped
 - Can handle high speed data
- ▶ External Mode:
 - Utilize for low-speed analysis and tuning
- ▶ IIO AXI-MM
 - Requires manual mapping
 - Works at high speed without Embedded Coder
- ▶ FPGA Capture:
 - Timing diagram debugging
 - Very useful for debugging IP integrations
- ▶ Vivado ILA (Chip Scope)
 - Timing diagram debugging

Morning Review and Questions

Morning Review


- ▶ Design is likely to change when moving to HDL capable design
- ▶ Many tools and features to help get to HDL generation
- ▶ There are many options for debugging a deployed design
 - AXI-MM
 - External Mode
 - Reuse of Reference IQ Interfaces
 - FPGA Capture
 - Xilinx ILA

Lunch

Moving To Production

TRAVIS COLLINS, PHD

SDR Workflow Review




Hardware Evolution: Concept To Production

- Algorithm development and test data capture
- Inexpensive and same transceiver family
- Ideal for desktop/laptop prototyping
- AD936X transceiver
- HDL focused prototype development
- Standard reference design with significant IO
- Same RF transceiver
- Specialized hardware with custom device tree
- Same RF transceiver




Connecting MATLAB and Simulink to Hardware

- MATLAB and Simulink are used for algorithm development and code generation
 - Not tied to any specific hardware platform
- Need a bridge to hardware system deployment
 - Hardware Support Package (HSP)
 - Reference Designs for custom hardware





Support Packages

- ▶ The bridge between MATLAB and Simulink and Hardware
- ▶ Enable radio I/O, prototyping, and production deployment
- ▶ **Hardware Support Packages** are available via the add-on explorer in MATLAB
 - Provide board-specific **reference designs** for C and HDL code generation
 - Provide portable Linux drivers for data I/O
- ▶ Third-party-authored **reference designs** enable custom hardware targeting
 - Leverages published APIs



What does MathWorks mean when they refer to Board Support Package (BSP)




- Hardware Support Package (HSP)
 - Standard development kits
 - Fixed reference designs
 - Fixed board registration
 - End targets:
 - MATLAB/Simulink
 - ARM codegen application

- Board Support Package (BSP)
 - Custom boards (ex: PackRF board)
 - Custom reference designs
 - Custom registration API
 - End target:
 - Up to user
 - TUN/TAP in our design

Custom Carrier Boards - Motivation for BSP and Deployed Designs

- ▶ Each application has specific requirements in terms of peripherals and interfaces
- ▶ Customers design their own application specific carrier boards
 - SOM connectors
 - SOM power
- ▶ Custom add-on boards
 - Rx & Tx filters
 - Tx power, Rx sensitivity increase
 - Application specific RF control - TDD
- ▶ Custom hardware will require changes
 - HDL reference design
 - Software infrastructure



RFSOM on Breakout carrier



RFSOM bottom




TDD personality card



Breakout carrier top

Build Your Own



ADRV9361-Z7035
ADRV9364-Z7020
dimensions in inches (mm)
Top looking down

SOM connector : Amphenol 61082-101400LF
<http://portal.fciconnect.com/Comergent/fci/drawing/61082.pdf>

Carrier mating connector : Amphenol FCI 61083-101400LF
<http://portal.fciconnect.com/Comergent/fci/drawing/61083.pdf>

FMC Carrier


Hardware

Rev C FMC Carrier

This is the Rev C schematic and layout files for the FMC carrier.

- [Rev C Schematic](#)
- [Rev C BOM](#)
- [Rev C Gerbers](#)
- [Rev C Allegro Board File](#) (This file is compressed). Get the [Allegro FREE Physical Viewer](#) (You need 16.6 or higher).

Moving to the Production Design



- RFSOM on FMC Carrier Board
- RFSOM on Custom Carrier Board

Modified Reference Design


Modified Linux Kernel

Provided by
ADI
For PackRF
In BSP

Development flows on custom hardware


► Without custom BSP

- Back & forth between teams
- Interface definition mismatch probability
- Prone to errors between steps



► With custom BSP

- Same person does all the steps
- Stay in the same flow as for the previous designs
- Reduced integration time



Registering a Custom Board and Reference Design (BSP)

- ▶ Process is well documented with MATLAB
- ▶ ADI BSP is an example of using this workflow
- ▶ HSPs from MathWorks are also examples of this workflow

Documentation

CONTENTS Close

◀ Documentation Home

◀ HDL Coder Support Package for Xilinx Zynq Platform i

Setup and Configuration

Getting Started

Modeling

Custom IP Core Generation

Custom Board and Reference Design

Deployment

Examples

Classes

Release Notes

Custom Board and Reference Design

Define and register custom reference design or custom board for Xilinx® Zynq® Platform.

HDL Coder™ can generate an IP core that you can deploy to the Xilinx Zynq Platform. You can integrate the generated IP core into your system that you can register for the board.

Classes

hdlcoder.Board	Board registration object that describes SoC custom boards
hdlcoder.ReferenceDesign	Reference design registration object that describes reference designs

Topics

[Board and Reference Design Registration System \(HDL Coder\)](#)
System for defining and registering boards and reference designs

[Register a Custom Board \(HDL Coder\)](#)
Define the interface and attributes of a custom SoC board. After defining the board, you can target it using the IF


[Register a Custom Reference Design \(HDL Coder\)](#)
Define the interface and attributes of a custom SoC reference design. After defining and registering the reference design, you can target it using the IF

[Define Custom Parameters and Callback Functions for Custom Reference Design \(HDL Coder\)](#)
Learn how to define custom parameters and custom callback functions for your custom reference design.

[Define and Add IP Repository to Custom Reference Design \(HDL Coder\)](#)
Learn how you can create an IP repository and add the IP modules in the repository to your custom reference design.

Creating a BSP

- **What do you need to have?**
 - Custom Vivado HDL design
 - List of signals that the custom IP will connect to in the HDL design
- **What do you need to change?**
 - Make a “donut hole” in the Vivado design exposing the interface signals to the custom IP
 - Update the devicetree and Linux image to reflect HDL design changes
- **What do you need to add?**
 - Create custom board definition files
 - Create interface signals definition file




PackRF and Modem HDL Design Changes

► HDL design changes goals

- Keep the Rx and Tx raw data paths intact for debugging purposes
- Provide a “donut hole” where the custom IP can be inserted

► HDL design changes

- Insert a second set of Rx and Tx DMAs – the regular data paths stay intact
- Add a mux on the Tx path to select between the modem IP output and the raw data
- Add one more interface on the AXI interconnect for the modem IP
- Add two debug channels on the raw Rx data path



► Interface signals

- Rx Radio I & Q – 16 bit
- Modem data from Rx DMA – 64 bit
- Data valid to Rx DMA – 1 bit
- Sync to Rx DMA – 1 bit
- Debug data – 2 x 16 bit
- Debug data ready – 1 bit
- Tx Radio I & Q – 16 bit
- Tx modem data – 64 bit
- Data valid from Tx DMA – 1 bit
- Need data Tx DMA – 1 bit
- Tx mux selection – 1 bit

Creating custom hardware support for the HDL Workflow Advisor

A practical example

► Interface signal definitions

```
function add_rx_io(hRD)

% add AXI4 and AXI4-Lite slave interfaces
hRD.addAXI4SlaveInterface( ...
    'InterfaceConnection', 'axi_cpu_interconnect/M05_AXI', ...
    'BaseAddress', '0x43C00000', ...
    'MasterAddressSpace', 'sys_ps7/Data');

%%%%%%%%%%%%%
% Rx Reference design interfaces
%%%%%%%%%%%%%
hRD.addInternalIOInterface( ...
    'InterfaceID', 'IP Data Valid OUT', ...
    'InterfaceType', 'OUT', ...
    'PortName', 'dut_data_valid', ...
    'PortWidth', 1, ...
    'InterfaceConnection', 'axi_ad9361_adc_dma/fifo_wr_en', ...
    'IsRequired', false);

hRD.addInternalIOInterface( ...
    'InterfaceID', 'IP Data OUT', ...
    'InterfaceType', 'OUT', ...
    'PortName', 'dut_data_out', ...
    'PortWidth', 64, ...
    'InterfaceConnection', 'axi_ad9361_adc_dma/fifo_wr_din', ...
    'IsRequired', false);

hRD.addInternalIOInterface( ...
    'InterfaceID', 'ADC DMA sync', ...
    'InterfaceType', 'OUT', ...
    'PortName', 'adc_dma_fifo_wr_sync', ...
    'PortWidth', 1, ...
    'InterfaceConnection', 'axi_ad9361_adc_dma/fifo_wr_sync', ...
    'IsRequired', false);

hRD.addInternalIOInterface( ...
    'InterfaceID', 'AD9361 ADC Data IO', ...
    'InterfaceType', 'IN', ...
    'PortName', 'sys_wfifo_0_dma_wdata', ...
    'PortWidth', 16, ...
    'InterfaceConnection', 'util_ad9361_adc_fifo/dout_data_0', ...
    'IsRequired', false);

hRD.addInternalIOInterface( ...
    'InterfaceID', 'AD9361 ADC Data Q0', ...
    'InterfaceType', 'IN', ...)
```

► Custom board definition files

```
function [rd, boardName] = hdlcoder_ref_design_customization
% Reference design plugin registration file
% 1. The registration file with this name inside of a board plugin folder
% will be picked up
% 2. Any registration file with this name on MATLAB path will also be picked up
% 3. The registration file returns a cell array pointing to the location of
% the reference design plugins
% 4. The registration file also returns its associated board name
% 5. Reference design plugin must be a package folder accessible from
% MATLAB path, and contains a reference design definition file

% Copyright 2013-2014 The MathWorks, Inc.

rd = {'AnalogDevices.RFSOM2.ccbox_modem.rx_tx.plugin_rd', ...};

boardName = 'Ana';

end

function hRD = plugin_rd(board, design)
% Reference design definition

% Copyright 2014-2015 The MathWorks, Inc.

% Construct reference design object
hRD = hdlcoder.ReferenceDesign('SynthesisTool', 'Xilinx Vivado');

% Create the reference design for the SOM-only
% This is the base reference design that other RDs can build upon
hRD.ReferenceDesignName = sprintf('RFSOM2 %s Base System (Vivado 2016.2)', upper(board));

% Determine the board name based on the design
hRD.BoardName = sprintf('AnalogDevices RFSOM2 %s (%s)', upper(board), design);

% Tool information
hRD.SupportedToolVersion = {'2016.2'};


% Get the root directory
rootDir = fileparts(strtok(fullfile('fullpath'), '+'));

% Design files are shared
hRD.SharedRD = true;
hRD.SharedRDFolder = fullfile(rootDir, 'vivado');
```

Creating custom hardware support for the HDL Workflow Advisor

A practical example (continued)


- The custom hardware support shows up in HDL Workflow Advisor



Creating custom hardware support for the HDL Workflow Advisor


A practical example (continued)

- ▶ Run custom script for software and boot image generation




Integration with custom software – ADI Linux image

- Modern systems are diverse and complex (horizontally and vertically)
 - Different components from different vendors need to interact in the same system
 - Same component is used in different solutions
 - Linux provides interoperability and reusability
- Linux has a wide range of supported hardware
 - Excellent support for additional peripherals
 - Applications processor (30+ supported architectures)
 - Storage (SATA, SD, ...)
 - Connectivity: Ethernet, Wi-Fi, USB
 - Video (HDMI, VGA, ...)
 - Audio
 - Human Interface Devices
- Linux is more than the kernel
 - Large and stable software eco-system
- Total cost of ownership



Integration with custom software – IIO, A Kernel Subsystem for Converters

- ▶ The Linux industrial I/O subsystem is intended to provide support for devices that, in some sense, are analog-to-digital or digital-to-analog converters
 - Devices that fall into this category are:
 - Precision ADCs, high-speed ADCs
 - Precision DACs, high-speed DACs
 - Accelerometers, gyroscopes, IMUs
 - Capacitance-to-Digital converters (CDCs)
 - Pressure, proximity, temperature and light sensors
 - Health, chemical, magnetometer, amplifiers, etc.
 - Can be used on ADCs ranging from a SoC ADC to >1000 MSPS
 - Mostly focused on user-space abstraction, but also in-kernel API for other drivers exists
 - IIO to Linux input or HWMON subsystem bridges



PackRF and Software Design Changes

► HDL changes require software changes

- Add drivers to talk to the new IPs
- Account for address space changes

► Linux devicetree

- Add an entry to map the modem IP as uio
- Add entries for the Rx & Tx data DMAs
- Add entries for the custom peripherals (IMU, GPS, display, audio, ...)


► Linux image

- Enable the uio driver
- Enable custom peripheral drivers


```
rx_dma@7c440000 {
    compatible = "dmem-uio";
    reg = <0x7c440000 0x10000>;
    uio,number-of-dynamic-regions = <1>;
    uio,dynamic-regions-sizes = <262144>;
};

tx_dma@7c460000 {
    compatible = "dmem-uio";
    reg = <0x7c460000 0x10000>;
    uio,number-of-dynamic-regions = <1>;
    uio,dynamic-regions-sizes = <262144>;
};


modem_ip@43C00000 {
    compatible = "dmem-uio";
    reg = <0x43C00000 0xffff>;
    interrupts = <0 55 0>;
};
```



Review of MATLAB and Simulink connection



Untethering From MATLAB and Simulink



COM3 - PuTTY

```
root@anal...:~/tun_tap# ifconfig
adi_radio Link encap:UNSPEC HWaddr 00-00-00-00-00-00-00-00-00-00-00-00-00-00-00-00-00-00
              inet addr:192.168.23.1 P-t-P:192.168.23.1 Mask:255.255.255.255
                        UP POINTOPOINT RUNNING NOARP MULTICAST MTU:1500 Metric:1
                        RX packets:0 errors:0 dropped:0 overruns:0 frame:0
                        TX packets:0 errors:0 dropped:0 overruns:0 carrier:0
                        collisions:0 txqueuelen:500
                        RX bytes:0 (0.0 B) TX bytes:0 (0.0 B)
```


System Architecture → Requirements Specification → Detailed Design → Deployment
Requirements Verification

Untethering From MATLAB and Simulink

► TUN/TAP driver

- TUN and TAP are virtual network kernel drivers
 - TAP (as in network tap) simulates an Ethernet device and it operates with layer 2 packets such as Ethernet frames.
 - TUN (as in network TUNnel) simulates a network layer device and it operates with layer 3 packets such as IP.
- Data flow of TUN/TAP driver
 - Packets sent by an operating system via a TUN/TAP device are delivered to a user-space program that attaches itself to the device.
 - A user-space program may pass packets into a TUN/TAP device. TUN/TAP device delivers (or "injects") these packets to the operating system network stack thus emulating their reception from an external source.

- A user space program can open the tun/tap device just like a file and read and write IP packets from and to it.



TUN/TAP In Modem Demo

PackRF GUI application

- Written in Qt
- Control via the PackRF multifunction button
- Radio configuration & status
- Modem configuration & status
- Signal FFT
- GPS and Google maps
- Video link setup & playback
- Video link encryption control
- Access to the system console



Review

- ▶ Integration with custom hardware can prove to be a difficult step
 - New HDL interfaces
 - New HDL design
 - New software interfaces
 - New software infrastructure
 - Different hardware
 - Multiple people with various expertise involved
- ▶ Keeping the same flow also for the final design is very beneficial
- ▶ The MathWorks custom hardware support flow enables seamless algorithm integration with custom hardware


Lab 4: Deployed Modem Design

Lab 4 Overview

- ▶ Lab 4 explores:
 - PackRF device
 - Modem IP deploy to the device
 - Debugging features
 - TUN/TAP interface

Day 2 review

SDR Workflow



Review

- ▶ Single environment for
 - System simulation
 - Algorithm development and validation
 - Requirements verification
 - Data streaming
 - Code generation
- ▶ Models shareable across teams / departments
 - Common language to streamline design process
- ▶ Target off-the-shelf and custom hardware
- ▶ Many features to debug deployed designs from MATLAB and Simulink
- ▶ RFSOM is designed to simplify custom hardware designs for deployments
- ▶ ADI software and HDL available for RFSOM and similar products help users get to production faster and with less bugs
- ▶ ADI software libraries and HDL reference designs are engineered for integration with HDL-Coder generated IP

For more information

- ▶ wiki.analog.com
 - Documentation and user guides
 - FPGA reference designs
 - Software drivers
 - ez.analog.com support forum
- ▶ mathworks.com/wireless
- ▶ mathworks.com/sdr
 - Presentations and videos
 - Request trial software
- ▶ When you're to go deeper
 - MathWorks [training services](#)
 - Simulink basics
 - Fixed-point Designer
 - HDL Coder
 - Zynq and Zynq SDR targeting

Thank you

