Specification:

A 4-digit keypad is to be made with the access code 2337. The inputs given are K[0]-K[8] representing buttons 1-9, K[9] for 0, K[10] for ENTER, K[11] for CLEAR, and reset and clk inputs, and outputs are *lock* and *alarm*. If the sequence of 2,3,3,7 is pressed, followed by ENTER, with no other number inputs before or after, *lock* should be LOW for 3 clock cycles, after which the keypad should be reset. If ENTER is pressed after at least one digit has been input, and the inputs are not of the sequence 2,3,3,7, the keypad should be cleared, and the input should be regarded as incorrect. On the third incorrect input, *alarm* should be set to HIGH until reset is input. A correct input should reset the alarm counter. *reset* should set the keypad to its initial state from any point. *reset* should be active-high, and all other inputs should be active-high. The output *lock* should be active-low and *alarm* should be active high.

Assumptions:

- 1. There will only be clk and one other input active at any given time.
- 2. The keypad should only register a sequence as correct if the combination 2,3,3,7 are the only digits input after a CLEAR, so 7,3,4,2,3,3,7 or 2,2,3,3,7 would count as incorrect, while 2,CLEAR,2,3,3,7 would count as correct.
- 3. Pressing Enter before any digits are input will count as an incorrect input.
- 4. Entering the correct code should reset the entire keypad after unlocking, meaning that the number of incorrect attempts should be set to zero.
- 5. There will be no additional inputs while the door is unlocked.
- 6. All inputs will only be high for one clock cycle, and will not change at clock edges.

State diagrams:

The state diagram for the keypad is broken up into four separate Moore state diagrams, for the keypad logic, alarm logic, and the unlock logic. Reset input is done through flip flop reset pin, so is not included in state diagrams.

Global Logic:

Global logic is purely combinational:

Door should unlock when code is correct and enter is pressed, and alarm is not on, so

K[10]CORalarm' = ULK

A failed attempt should be registered when code is incorrect and enter is pressed, so

K[10]COR' = FL

For Keypad logic:

Since the only digits in the combination are 2,3, and 7, all other digits, clear, and enter will reset the sequence, so we can simplify using K[3] + K[4] + K[5] + K[7] + K[8] + K[9] + K[10] + K[11] = DX

Since only one input is active at a time, these inputs can further be encoded to reduce the complexity of the state diagram using a 4-2 decoder as shown below.

Inputs				Outputs	
I[3]=K[1]	I[2]=K[2]	I[1]=K[6]	I[0]=DX	Y[1]	Y[0]
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

This introduces the issue that Y does not describe the scenario of no inputs, however, since this state diagram only changes states when there is an input, if clock = clk(DX+Y[0]+Y[1]), the state diagram can be fully reduced to two inputs.

Keypad Logic:

Inputs:

Y[1],Y[0],clock,reset

Outputs:

COR (Correct code is entered)

State descriptions:

SEQ0:

Initial state of keypad. No correct digits input.

- Input 11(2) will change to SEQ1 state (One correct input)
- Inputs 00,10,01 (DX,3,7) will not change state (Incorrect input)
- Output COR = 0 (Code is incorrect)

SEQ1:

One correct digit input.

- Input 10(3) will change to SEQ2 state (Two correct inputs)
- Inputs 00,01 (DX,7) will reset to SEQ0 (Incorrect input)
- Input 11 (2) will remain in SEQ1 state (Incorrect second input but correct first input)
- Output COR = 0 (Code is incorrect)

SEQ2:

Two correct digits input.

- Input 10(3) will change to SEQ3 state (Three correct inputs)
- Inputs 00,01 (DX,7) will reset to SEQ0 (Incorrect input)
- Input 11 (2) will set to SEQ1 state (Incorrect third input but correct first input)
- Output COR = 0 (Code is incorrect)

SEQ3:

Three correct digits input.

- Input 01(7) will change to SEQ4 state (Four correct inputs)
- Inputs 00,10 (DX,3) will reset to SEQ0 (Incorrect input)
- Input 11 (2) will set to SEQ1 state (Incorrect fourth input but correct first input)
- Output COR = 0 (Code is incorrect)


SEQ4:

Four correct digits input.

- Input 01(7) will change to SEQ4 state (Four correct inputs)
- Inputs 00,10,01 (DX,3,7) will reset to SEQ0 (Incorrect input)
- Input 11 (2) will set to SEQ1 state (Incorrect input but correct first input)
- Output COR = 1 (Code is correct)

Keypad Logic State Diagram:

Inputs Y[1],Y[0]



State Table:

Present	Inputs		Next State	Output
State				
	Y[1]	Y[0]		COR
SEQ0	0	0	SEQ0	0
SEQ0	0	1	SEQ0	0
SEQ0	1	0	SEQ0	0
SEQ0	1	1	SEQ1	0
SEQ1	0	0	SEQ0	0
SEQ1	0	1	SEQ0	0
SEQ1	1	0	SEQ2	0
SEQ1	1	1	SEQ1	0
SEQ2	0	0	SEQ0	0
SEQ2	0	1	SEQ0	0
SEQ2	1	0	SEQ3	0
SEQ2	1	1	SEQ1	0
SEQ3	0	0	SEQ0	0
SEQ3	0	1	SEQ4	0
SEQ3	1	0	SEQ0	0
SEQ3	1	1	SEQ1	0
SEQ4	0	0	SEQ0	1
SEQ4	0	1	SEQ0	1
SEQ4	1	0	SEQ0	1
SEQ4	1	1	SEQ1	1

State minimization:

Using implication chart

First step:

SEQ1	SEQ0=SEQ2			
SEQ2	SEQ0=SEQ3	SEQ2=SEQ3		
SEQ3	SEQ0=SEQ4	SEQ0=SEQ4	SEQ0=SEQ4	
		SEQ0=SEQ2	SEQ0=SEQ3	
SEQ4	Х	Х	Х	Χ
	SEQ0	SEQ1	SEQ2	SEQ3

Second step:

SEQ1	SEQ0=SEQ2			
SEQ2	SEQ0=SEQ3	SEQ2=SEQ3		
SEQ3	Х	X	Х	
SEQ4	Х	Х	Х	Х
	SEQ0	SEQ1	SEQ2	SEQ3

Third step:

SEQ1	SEQ0=SEQ2			
SEQ2	Х	Х		
SEQ3	Х	Х	Х	
SEQ4	Х	Х	Х	Х
	SEQ0	SEQ1	SEQ2	SEQ3

Fourth step:

SEQ1	Х			
SEQ2	X	X		
SEQ3	Х	Х	Х	
SEQ4	Х	Х	Х	Х
	SEQ0	SEQ1	SEQ2	SEQ3

So states cannot be reduced.

Alarm logic:

Inputs:

FL (From global logic), clk, reset

Output:

alarm

State descriptions:

FAIL0:

No failed attempts.

- Remains in state FAIL0 if FL=0 (No incorrect code)
- Changes to state FAIL1 if FL=1 (Incorrect code entered)
- Outputs alarm = 0 (Not three failed attempts)

FAIL1:

One failed attempt.

- Remains in state FAIL1 if FL=0 (No incorrect code)
- Changes to state FAIL2 if FL=1 (Second incorrect code entered)
- Outputs alarm = 0 (Not three failed attempts)

FAIL2:

Two failed attempts.


- Remains in state FAIL2 if FL=0 (No incorrect code)
- Changes to state ALARM if FL=1 (Third incorrect code entered, so alarm should sound)
- Outputs alarm = 0 (Not three failed attempts)

ALARM:

Three failed attempts. Alarm sounds and keypad needs to be reset.

- Remains in ALARM state regardless of input (Needs reset to change)
- Outputs alarm = 1 (Three consecutive failed attempts, so alarm should sound)

Alarm Logic State Diagram



State table:

Present	Input	Next State	Output
State			
	FL		alarm
FAIL0	0	FAIL0	0
FAIL0	1	FAIL1	0
FAIL1	0	FAIL1	0
FAIL1	1	FAIL2	0
FAIL2	0	FAIL2	0
FAIL2	1	ALARM	0
ALARM	0	ALARM	1
ALARM	1	ALARM	1

State minimization:

Using implication chart

First pass:

FAIL1	FAIL0=FAIL1		
	FAIL1=FAIL2		
FAIL2	FAIL0=FAIL2	FAIL1=FAIL2	
	FAIL1=ALARM	FAIL2=ALARM	
ALARM	X	Χ	Χ
	FAIL0	FAIL1	FAIL2

Second pass:

FAIL1	FAIL0=FAIL1		
	FAIL1=FAIL2		
FAIL2	Х	Х	
ALARM	Х	Х	Χ
	FAIL0	FAIL1	FAIL2

Third pass:

FAIL1	Х		
FAIL2	X	X	
ALARM	X	Х	Χ
	FAIL0	FAIL1	FAIL2

So the states cannot be reduced.

Unlock logic:

Inputs:

ULK (Unlock signal from global logic), clk, reset

Outputs:

lock

State descriptions:

LOCKED:

Door is locked, as correct code has not been entered.

- Remain in LOCKED state if ULK = 0 (No correct code entered)
- Change to OPEN0 state if ULK = 1 (Correct code entered)
- Output lock = 1 (Locked)

OPEN0:

Door is open, as correct code has been entered. Door is open in state OPEN0 for the first clock cycle of its opening.

- Change to OPEN1 regardless of input (1 clock cycle has passed)
- Output lock = 0 (Open)

OPEN1:

Door is open in state OPEN1 for the second clock cycle of its opening.


- Change to OPEN2 regardless of input (1 clock cycle has passed)
- Output lock = 0 (Open)

OPEN2:

Door is open in state OPEN2 for the third clock cycle of its opening.

- Change to LOCKED regardless of input (1 clock cycle has passed for 3 total, so door should lock)
- Output lock = 0 (Open)

Unlock logic State Diagram



State table:

Present	Input	Next State	Outputs
State			
	ULK		lock
LOCKED	0	LOCKED	1
LOCKED	1	OPEN0	1
OPEN0	0	OPEN1	0
OPEN0	1	OPEN1	0
OPEN1	0	OPEN2	0
OPEN1	1	OPEN2	0
OPEN2	0	LOCKED	0
OPEN2	1	LOCKED	0

State minimization:

Using implication chart

First pass:

OPEN0	Х		
OPEN1	X	OPEN1=OPEN2	
OPEN2	Х	Х	Х
	LOCKED	OPEN0	OPEN1

Second pass:

OPEN0	Х		
OPEN1	Х	X	
OPEN2	Х	X	Х
	LOCKED	OPEN0	OPEN1

So the states cannot be reduced.

State assignment:

Keypad logic:

5 states, so 3 bits A,B,C are used for state assignment. SEQ0 is initial state so it is 000.

SEQ0: ABC = 000 SEQ1: ABC = 001 SEQ2: ABC = 010 SEQ3: ABC = 011 SEQ4: ABC = 100

State table:

Minterm	Present State	Input s		Next State	Outp ut	Flip Flop s											
	A,B,C	Y[1]	Y[0]	A,B,C	COR	Da	Db	Dc	Ja	Ka	Jb	Kb	Jc	Kc	Та	Tb	Tc
0	000	0	0	000	0	0	0	0	0	X	0	X	0	X	0	0	0
1	000	0	1	000	0	0	0	0	0	Х	0	Х	0	Х	0	0	0
2	000	1	0	000	0	0	0	0	0	Х	0	Х	0	Х	0	0	0
3	000	1	1	001	0	0	0	1	0	Χ	0	Χ	1	Χ	0	0	1
4	001	0	0	000	0	0	0	0	0	Χ	0	Χ	Χ	1	0	0	1
5	001	0	1	000	0	0	0	0	0	Χ	0	Χ	Χ	1	0	0	1
6	001	1	0	010	0	0	1	0	0	Χ	1	Χ	Χ	1	0	1	1
7	001	1	1	001	0	0	0	1	0	Χ	0	Χ	Χ	0	0	0	0
8	010	0	0	000	0	0	0	0	0	Χ	Χ	1	0	Χ	0	1	0
9	010	0	1	000	0	0	0	0	0	Χ	Χ	1	0	Χ	0	1	0
10	010	1	0	011	0	0	1	1	0	Χ	Χ	0	1	Χ	0	0	1
11	010	1	1	001	0	0	0	1	0	Χ	Χ	1	1	Χ	0	1	1
12	011	0	0	000	0	0	0	0	0	Χ	Χ	1	Χ	1	0	1	1
13	011	0	1	100	0	1	0	0	1	Χ	Χ	1	Χ	1	1	1	1
14	011	1	0	000	0	0	0	0	0	Χ	Χ	1	Χ	1	0	1	1
15	011	1	1	001	0	0	0	1	0	Χ	Χ	1	Χ	0	0	1	0
16	100	0	0	000	1	0	0	0	Χ	1	0	Χ	0	Χ	1	0	0
17	100	0	1	000	1	0	0	0	Χ	1	0	Χ	0	Χ	1	0	0
18	100	1	0	000	1	0	0	0	Χ	1	0	Χ	0	Χ	1	0	0
19	100	1	1	001	1	0	0	1	Χ	1	0	Χ	1	Χ	1	0	1
20	101	0	0	XXX	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ
21	101	0	1	XXX	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ
22	101	1	0	XXX	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ
23	101	1	1	XXX	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ
24	110	0	0	XXX	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ
25	110	0	1	XXX	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ
26	110	1	0	XXX	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ
27	110	1	1	XXX	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ
28	111	0	0	XXX	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ
29	111	0	1	XXX	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ
30	111	1	0	XXX	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ
31	111	1	1	XXX	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ

Outputs:

COR		C,Y[1],Y[0]							
		000	001	011	010	110	111	101	100
A,B	00	0	0	0	0	0	0	0	0
	01	0	0	0	0	0	0	0	0
	11	Х	Х	Х	Х	Х	Х	X	X
	10	1	1	1	1	Х	Х	Х	х

COR = A

T-Flip-Flop implementation:

		C,Y[1],Y[0]							
Та									
		000	001	011	010	110	111	101	100
A,B	00	0	0	0	0	0	0	0	0
	01	0	0	0	0	0	0	1	0
	11	Х	Х	Х	Х	Х	Х	×	Х
	10	1	1	1	1	Х	Х	х	X

Ta = BCY[1]'Y[0] + A

Tb		C,Y[1],Y[0]							
		000	001	011	010	110	111	101	100
A,B	00	0	0	0	0	1	0	0	0
	01	1	1	1	0	1	1	1	1
	11	×	Х	х	Х	X	X	х	_ x
	10	0	0	0	0	х	Х	Х	Х

Tb= CY[1]Y[0]' + BY[1]' + BY[0]

Тс		C,Y[1],Y[0]							
		000	001	011	010	110	111	101	100
A,B	00	0	0	1	0	1	0	1	1
	01	0	0	1	1	1	0	1	1
	11	х	Х	Х	Х	х	Х	Х	х
	10	0	0	1	0	×	х	х	X

Tc = C'Y[1]Y[0] + CY[1]' + CY[0]' + BC'Y[1]

T-Flip-Flips:

Ta = BCY[1]'Y[0] + A

Tb= CY[1]Y[0]' + BY[1]' + BY[0]

Tc = C'Y[1]Y[0] + CY[1]' + CY[0]' + BC'Y[1]

JK-Flip-Flop implementation:

Ja		C,Y[1],Y[0]							
		000	001	011	010	110	111	101	100
A,B	00	0	0	0	0	0	0	0	0
	01	0	0	0	Х	0	0	1	0
	11	Х	Х	Х	Х	Х	Х	X	Х
	10	Х	Х	Х	Х	Х	Х	Х	Х

Ja = BCY[1]'Y[0]

Ka		С	,Y[1],Y[0]							
		0	00	001	011	010	110	111	101	100
A,B	00		Х	Х	Х	Х	Х	Х	Х	Х
	01		Х	Х	Х	Х	Х	Х	Х	Х
	11		Х	Х	х	Х	х	х	х	х
	10		1	1	1	1	Х	Х	Х	Х

Jb		C,Y[1],Y[0]							
		000	001	011	010	110	111	101	100
A,B	00	0	0	0	0	1	0	0	0
	01	х	Х	Х	Х	х	Х	Х	Х
	11	Х	Х	Х	Х	х	Х	Х	Х
	10	0	0	0	0	X	Х	Х	Х

 $\mathsf{Jb} = \mathsf{CY}[1]\mathsf{Y}[0]'$

Kb		C,Y[1],Y[0]							
		000	001	011	010	110	111	101	100
A,B	00	X	X	Х	Х	X	X] ×	Х
	01	1	1	1	0	1	1	1	1
	11	Х	х	х	Х	Х	l _×	X	х
	10	Х	х	х	Х	х	Х	×	Х

Kb = Y[1]' + Y[0] + C

Jc		C,Y[1],Y[0]							
		000	001	011	010	110	111	101	100
A,B	00	0	0	1	0	Х	/ x	Х	Х
	01	0	0	1	1	l'x		х	Х
	11	Х	Х	х	х	l x	X	Х	Х
	10	0	0	1	0	Х	, x	Х	Х
	Y[0] + BY[1]	•		I		l	l	l	
Kc		C,Y[1],Y[0]							
		000	001	011	010	110	111	101	100
A,B	00	Х	Х	Х	X		0	/	1
	01	х	х	х	х	1	0	1 1	1
	11	х	Х	х	х	×	х	×	X
	10	х	Х	Х	х	×	Х	X	X

Kc = Y[1]' + Y[0]'

JK-Flip-Flips:

 $\mathsf{Ja} = \mathsf{BCY}[1] \mathsf{'Y}[0]$

Ka = 1

 $\mathsf{Jb} = \mathsf{CY}[1]\mathsf{Y}[0]'$

Kb = Y[1]' + Y[0] + C

Jc = Y[1]Y[0] + BY[1]

Kc = Y[1]' + Y[0]'

D-Flip-Flop implementation:

Da		C,Y[1],Y[0]							
		000	001	011	010	110	111	101	100
A,B	00	0	0	0	0	0	0	0	0
	01	0	0	0	0	0	1	0	0
	11	Х	Х	Х	Х	Х	х	Х	х
	10	0	0	0	0	x	Х	x	Х

Da = BCY[1]'Y[0]

Db		C,Y[1],Y[0]							
		000	001	011	010	110	111	101	100
A,B	00	0	0	0	0	1	0	0	0
	01	0	0	0	_	0	0	0	0
	11	Х	Х	Х	х	Х	Х	Х	х
	10	0	0	0	0	×	Х	Х	Х

Db = B'CY[1]Y[0]' + BC'Y[1]Y[0]'

Dc		C,Y[1],Y[0]							
		000	001	011	010	110	111	101	100
A,B	00	0	0	1	0	0	1	0	0
	01	0	0	1	1	0	111	0	0
	11	Х	Х	х	х	Х	X	Х	Х
	10	0	0	1	0	х	1 x 1	Х	Х

Dc = Y[1]Y[0] + BC'Y[1]

D-Flip-Flips:

Da = BCY[1]'Y[0]

Db = B'CY[1]Y[0]' + BC'Y[1]Y[0]'

Dc = Y[1]Y[0] + BC'Y[1]

Alarm logic:

4 states, so 2 bits D,E are used for state assignment. FAIL0 is initial state, so it is 00.

FAIL0: DE = 00 FAIL1: DE = 01 FAIL2: DE = 10 ALARM: DE = 11

State Table:

Minterm	Present	Input	Next	Output	Flip							
	State		State		Flops							
	D,E	FL	D,E	alarm	Td	Te	Jd	Kd	Je	Ke	Dd	De
0	00	0	00	0	0	0	0	Χ	0	Χ	0	0
1	00	1	01	0	0	1	0	Χ	1	Χ	0	1
2	01	0	01	0	0	0	0	Χ	Χ	0	0	1
3	01	1	10	0	1	1	1	Х	Х	1	1	0
4	10	0	10	0	0	0	Χ	0	0	Χ	1	0
5	10	1	11	0	0	1	Χ	0	1	Χ	1	1
6	11	0	11	1	0	0	Χ	0	Χ	0	1	1
7	11	1	11	1	0	0	Χ	0	Χ	0	1	1

Outputs:

alarm		E,FL			
		00	01	11	10
D	0	0	0	0	0
	1	0	0	1	1

alarm = DE

T-Flip-Flop Implementation:

Td		E,FL			
		00	01	11	10
D	0	0	0	1	0
	1	0	0	0	0

Td = D'EFL

Те		E,FL			
		00	01	11	10
D	0	0	1	1	0
	1	0	1	0	0

Te = D'FL + E'FL

T-Flip-Flips:

Td = D'EFL

Te = D'FL + E'FL

JK-Flip-Flop Implementation:

Jd		E,FL			
		00	01	11	10
D	0	0	0	1	0
	1	Х	Х	Х	Х

Jd = EFL

Kd		E,FL			
		00	01	11	10
D	0	X	X	Х	X
	1	0	0	0	0

Kd = 0

Je		E,FL			
		00	01	11	10
D	0	0	1	X	X
	1	0	1	×	Х

Je = FL

Ke		E,FL			
		00	01	11	10
D	0	x	Х	1	0
	1	Х	Х	0	0

Ke = D'FL

JK-Flip-Flips:

Jd = EFL

Kd = 0

Je = FL

Ke = D'FL

D-Flip-Flop Implementation:

Dd		E,FL			
		00	01	11	10
D	0	0	0	1	0
	1	1	1	1	

Dd = D + EFL

De		E,FL			
		00	01	11	10
D	0	0	1	0	1
	1	0	1	1	1

De = E'FL + DFL + DE + EFL'

D-Flip-Flips:

Dd = D + EFL

De = E'FL + DFL + DE + EFL'

Unlock logic:

4 states, so 2 bits F,G are used for state assignment. LOCKED is initial state, so it is 00.

LOCKED: FG = 00 OPEN0: FG = 01 OPEN1: FG = 10 OPEN2: FG = 11

State Table:

Present State	Input	Next State	Outputs	Flip Flops							
F,G	ULK	F,G	lock	Tf	Tg	Jf	Kf	Jg	Kg	Df	Dg
00	0	00	1	0	0	0	Х	0	Х	0	0
00	1	01	1	0	1	0	Χ	1	Χ	0	1
01	0	10	0	1	1	1	Χ	Χ	1	1	0
01	1	10	0	1	1	1	Χ	Χ	1	1	0
10	0	11	0	0	1	Χ	0	1	Χ	1	1
10	1	11	0	0	1	Χ	0	1	Χ	1	1
11	0	00	0	1	1	Χ	1	Χ	1	0	0
11	1	00	0	1	1	Χ	1	Χ	1	0	0

Outputs:

lock		G,ULK			
		00	01	11	10
F	0	1	1	0	0
	1	0	0	0	0

lock = F'G'

T-Flip-Flip Implementation:

Tf		G,ULK			
		00	01	11	10
F	0	0	0		1 1
		•	•	·	·
	1	0	0	1	1

Tf = G

Tg		G,ULK			
		00	01	11	10
F	0	0	1	1	1
	1	1	1	1	1

Tg = F + ULK + G

T-Flip-Flips:

Tf = G

Tg = F + ULK + G

JK-Flip-Flip Implementation:

Jf		G,ULK			
		00	01	11	10
F	0	0	0	1	1
	1	Х	Х	Х	х

Jf = G

Kg		G,ULK			
		00	01	11	10
F	0	х	Х	Х	Х
	1	0	0	1	1

Kg = G

Jh		G,ULK			
		00	01	11	10
F	0	0	1	X	Х
	1	1	1	Х	X
h - F . I II V					

Jh = F + ULK

Kh		G,ULK			
		00	01	11	10
F	0	Х	X	1	1
Γ		^	^	I	ı
	1	X	X	1	1
		X	^	,	

Kh = 1

JK-Flip-Flips:

Jf = G

Kf = G

Jg = F + ULK

Kh = 1

D-Flip-Flip Implementation:

Df		G,ULK			
		00	01	11	10
					. •
F	0	0	0	1	1
	1	1	1	0	0

Dg = F'G + FG'

Dg		G,ULK			
		00	01	11	10
F	0	0	1	0	0
	1	1	1	0	0

Dh = FG' + F'ULK

D-Flip-Flips:


Df = F'G + FG'


Dh = FG' + F'ULK

Logic Diagrams

Global:

Logic used in all implementations:






GIC = 8(OR8) + 2*2(2 OR2) + 2*2(2 AND2) + 2(2 inverters) + 4(4x2 encoder) = 22

T-Flip-Flop:

Keypad Logic:


COR = A, Ta = BCY[1]'Y[0] + A, Tb = CY[1]Y[0]' + BY[1]' + BY[0], Tc = C'Y[1]Y[0] + CY[1]' + CY[0]' + BC'Y[1]



GIC = 4(AND4) + 3*3(2 AND3) + 4*2(4 AND2) + 2(2 NOT1) + 2(OR2) + 3(OR3) + 4(OR4) = 32

Alarm Logic:


alarm = DE, Td = D'EFL, Te = D'FL + E'FL



GIC = 3*2(3 AND2) + 3(AND3) + 2(OR2) = 11

Unlock Logic:

lock = F'G', Tf = G, Tg = F + ULK + G



GIC = 2(AND2) + 3(OR3) = 5


GIC:

GIC(TFFs) = 32(Keypad logic) + 11(Alarm logic) + 5(Unlock logic) = 48

JK-Flip-Flop:

Keypad Logic:


COR = A, Ja = BCY[1]'Y[0], Ka = 1, Jb = CY[1]Y[0]', Kb = Y[1]' + Y[0] + C, Jc = Y[1]Y[0] + BY[1], Kc = Y[1]' + Y[0]'



GIC = 2(2 inverters) + 4(AND4) + 3(AND3) + 2*2(2 AND2) + 3(OR3) + 2*2(2 OR2) = 20

Alarm Logic:


alarm = DE, Jd = EFL, Kd = 0, Je = FL, Ke = D'FL



GIC = 3*2(3 AND2) = 6

Unlock Logic:

lock = F'G', Jf = G, Kf = G, Jg = F + ULK, Kg = 1



GIC = 2(AND2) + 2(OR2) = 4


GIC:

GIC(JKFFs) = 20(Keypad logic) + 6(Alarm logic) + 4(Unlock logic) = 30

D-Flip-Flop:

Keypad Logic:


COR = A, Da = BCY[1]'Y[0], Db = B'CY[1]Y[0]' + BC'Y[1]Y[0]', Dc = Y[1]Y[0] + BC'Y[1]Y[0]' + BC'Y[1]' + BC'Y



GIC = 2(2 inverters) + 3*4(3 AND4) + 3(AND3) + 2(AND2) + 2*2(2 OR2) = 23

Alarm Logic:


alarm = DE, Dd = D + EFL, De = E'FL + DFL + DE + EFL'



GIC = 1(inverter) + 6*2(6 AND2) + 4(OR4) + 2(OR2) = 19

Unlock Logic:

lock = F'G', Df = F'G + FG', Dh = FG' + F'ULK



GIC = 4*2(4 AND2) + 2*2(2 OR2) = 12

GIC:

GIC(DFFs) = 23(Keypad logic) + 19(Alarm logic) + 12(Unlock logic) = 54

Best Implementation:

For all three implementations, the GIC of global combinational logic is 22, but in the input and output logic for the flip flops, there is a difference in GIC. If I do not include the GIC of the flip flops themselves, the total GIC of each Flip Flop implementation is as follows:

T-Flip-Flip GIC = 22(Global) + 48(Flip flop logic) = 70

JK-Flip-Flop GIC = 22(Global) + 30(Flip flop logic) = 52

D-Flip-Flop GIC = 22(Global) + 54(Flip flop logic) = 76

Which shows that the best implementation uses JK-Flip-Flops, as the total GIC is 18 lower than when using T-Flip-Flops and 24 lower than when using D-Flip-Flops.

Verilog HDL:

Behavioural model:

My behavioral model functions the same as my flip flop implementations, but with behavioral states rather than flip flops, and is as such split into four files.

Top level global logic:

```
module ass2_behavioural(
     input reset, clk,
    input [11:0] keypad,
23
     output lock, alarm
        );
       //declare registers for inputs and outputs
27
       reg ULK, FL, DX, clock, rst;
28
       wire [1:0] Y;
29
30
        //Import Encoder and logic modules.
31
       Encoder Enc({keypad[1], keypad[2], keypad[6], DX}, Y);
32
       KeypadLogic Keypad(Y,clock,rst,COR);
       UnlockLogic Unlock(ULK,clk,reset,lock);
AlarmLogic AlarmL(FL,clk,rst,alarm);
35
35
        //Module input/output logic
37
       alwaysē* begin
38
         rst = D;
                              //Set states to D or 1 to stop implied latch
39
          DIK - D;
4D
          FL = D;
41
          DX = 1;
         //Find UIK and FL fromm keypad input and keypadlogic output as described in general logic
          if (keypad[10] == 1) begin
45
            if ({COR, alarm} == 2'bl0)
45
                 UIK - 1;
47
            else if (CCR == D)
48
                FL = 1;
                                       //FL = 1 if enter pressed and code is incorrect
           //find rst from reset and r(r is resetint renamed)
          if (reset)
53
             rst = 1;
                             //rst = 1 if reset = 1
54
5.5
55
         if ({keypad[0],keypad[3],keypad[4],keypad[5],keypad[7],keypad[8],keypad[9],keypad[10],keypad[11]) == 9'b0000000000
57
58
                             //DX = D if all always incorrect inputs are not on
59
         if(clk) begin
            clock = 1;
                             //stop implied latch
              if({DX, Y[D], Y[1]) == 3'b000)
52
                 clock = 0; //clock for keypad if clock = 1 and any inputs to keypad are 1
63
54
5.5
55
69 endmodule
```

Keypad Logic:

```
21 module KeypadLogic(
         input [1:0] Y,
 22
         input clock, rst,
 23
         output reg COR
 25
          //Declare localparams for all states
 26
          localparam SEQ0 - 3'b000;
 27
          localparam SEQ1 = 3'b001;
 28
          localparam SEQ2 = 3'b010;
          localparam SEQ3 - 3'b011;
 30
          localparam SEQ4 = 3'b100;
 31
 32
 33
          //Signal Declaration
 34
          reg [2:0] state_reg, state_next;
                                                             //registers for current and next state
 3.5
          //State regisster
 36
          always@(posedge clock, posedge rst) begin
 37
            if (rst)
              state_reg <- SEQ0;
                                                             //reset to SEQO state on rst
 39
 40
              state_reg <= state_next;
 41
          end
 42
 43
 44
          //Next-state logic
          always@* begin
 45
 46
            case(state_reg)
              SEQ0 : begin
                            case(Y)
                                                              //State logic for SEOO based on input Y[1:0] from state diagram
 48
                              2'b00 : state_next = SEQ0;
 49
 50
                               2'b01 : state_next = SEQ0;
                              2'b10 : state_next - SEQ0;
                              2'bl1 : state_next = SEQ1;
 52
                           endcase
 53
 54
               SEQ1 : begin
 55
                SE01 : begin
                            case (Y)
                                                            //State logic for SEQ1 based on input Y[1:0] from state diagram
  56
                               2'b00 : state_next = SEQ0;
                               2'b01 : state_next = SEQ0;
   58
                               2'b10 : state_next = SEQ2;
   59
   60
                              2'b11 : state_next = SEQ1;
   61
                            endcase
   62
                SEQ2 : begin
                            case (Y)
                                                            //State logic for SEO2 based on input Y[1:0] from state diagram
   64
                              2'b00 : state_next - SEQ0;
   65
                              2'b01 : state_next - SEQ0;
2'b10 : state_next - SEQ3;
   67
                              2'bl1 : state_next = SEQ1;
   68
                            endcase
   70
                SEQ3 : begin
   72
                            case(Y)
                                                            //State logic for SEQ3 based on input Y[1:0] from state diagram
                              2'b00 : state_next = SEQ0;
   73
                              2'b01 : state_next = SEQ4;
                              2'b10 : state_next = SEQ0;
2'b11 : state_next = SEQ1;
   75
76
                            endcase
   78
79
                         end
                SEQ4 : begin
                            case(Y)
                                                            //State logic for SEQ4 based on input Y[1:0] from state diagram
                              2'b00 : state_next = SEQ0;
   81
                              2'b01 : state_next - SEQ0;
2'b10 : state_next - SEQ0;
   82
                              2'bl1 : state_next - SEQ1;
   84
                         end
                                 2'bl1 : state_next = SEQ1;
 84
 85
                             endcase
                          end
            endcase
 В7
           end
 88
 89
           //Output logic
 90
          always@* begin
 91
            COR - 1'b0;
                                                                    //Set COR to 0 to stop inferred latch
 92
             if (state_reg == SEQ4)
 93
                                                             //COR only = 1 when in SEQ4 state
 94
               COR - 1'b1;
      endmodule
```

Alarm Logic:

```
nodule Alarmlogic (
            input FL, clk, rst,
output reg slarm
22
23
24
25
            //Declare localparams for all states
localparam FAI10 = 2'b00;
localparam FAI11 = 2'b01;
localparam FAI12 = 2'b10;
localparam AIARM = 2'b11;
26
27
28
29
30
31
32
33
36
33
41
42
43
44
45
46
47
48
49
50
51
55
56
56
66
67
66
67
67
77
72
            //Signal Declaration
            reg [1:0] state_reg, state_next;

//State regisster

always@(posedge clk, posedge rst) begin
                                                                                    //registers for current and next state
                if (rst)
state_reg <= FAILO;
clse
                                                                                    //reset to FAILD state on rst
            state_reg <= state_next;
                                                                                    //Push next state on clock
            //Next-state logic
always9* begin
case(state_reg)
                    FAILD : begin
                                                                                     //Move to FAILL state if FL input is 1(failed attempt), clse stay at FAILD
                                              state_next = FAIL1;
                                          clsc
state_next = FAILO;
                     FAIL1 : begin
                                                                                     //Move to FAIL2 state if FL input is 1 (failed attempt 2), else stay at FAIL1
                                              state_next = FAI12;
                                          else
state_next = FAIL1;
                     FAIL2 : begin
                                          if(FL)
                                                                                    //Move to AlARM state if FL input is 1(failed attempt 3), else stay at FAIl2
                                          state_next = ALARM;
else
state_next = FAILZ;
                    ALARM : state_next = ALARM;
                                                                                    //Stay at ALARM state regardless of input
            //Dutput logic
always9* begin
alarm = 1'bD;
if (state_reg == ALARM)
alarm = 1'bl;
                                                                                    //Set alarm to D to stop inferred latch)
                                                                                    //alarm only = 1 when in ALARM state
```

Unlock Logic:

```
module UnlockLogic(
        input UIK, clk, rst,
22
        output reg lock
23
24
         //Declare localparams for all states
25
         localparam LOCKED = 3'b000;
         localparam OPENO = 3'b001;
         localparam OPEN1 = 3'b010;
28
         localparam OPEN2 = 3'b011;
29
         localparam RESET = 3'b100;
30
         //Signal Declaration
31
         reg [2:0] state_reg, state_next;
                                                           //registers for current and next state
32
33
         alwaysē(posedge clk, posedge rst) begin
34
           if (rst)
35
              state_reg <= LOCKED;
                                                            //reset to LOCKED state on rst
35
          else
38
             state_reg <= state_next;
                                                            //Push next state on clock
39
40
         //Next-state logic
41
         alwaysē* begin
42
          case(state_reg)
43
              LOCKED : begin
44
                             if (UIK)
                                                            //Move to CPENO state if ULK input is 1, else remain locked
45
                                state_next = OPENO;
45
                             else
47
                                state_next = LOCKED;
48
                          end
49
                      : state_next = CPEN1;
              CPEND
                                                           //State CPEN1 after CPEND regardless of input
                      : state_next = CPEN2;
: state_next = RESET;
: state_next = LOCKED;
              CPEN1
51
                                                           //State OPEN2 after OPEN1 regardless of input
              OPEN2
                                                           //State RESET after OPEN2 regardless of input
52
              RESET
                                                           //State LOCKED after RESET regardless of input
53
           endcase
54
         end
55
56
         //Output logic
57
         alwaysē* begin
58
          lock = D;
                                               //Set lock to D to stop inferred latch)
59
          if (state_reg == RESET)
5D
              lock = 1'b1;
           if (state_reg == LOCKED)
              lock = 1'b1;
                                                            //lock only = 1 when in LOCKED state
54
5.5
```

Encoder:

Dataflow model:

```
module ass2_structural(
    input reset, clk,
input [11:0] keypad,
    output lock, alarm, COR, Qa, Qb, Qc, Qd, Qe, Qf, Qg, Qh
25
26
       );
       //Logic Module input wires
       wire ULK, FL, DX, clock;
//Encoder output wires
28
       wire Y1, Y0;
       //JKFF input wires
30
       wire Ja, Ka, Jb, Kb, Jc, Kc, Jd, Kd, Je, Ke, Jf, Kf, Jg, Kg;
       //JKFF output wires
       wire Qa, QPa, Qb, QPb, Qc, QPc, Qd, QPd, Qe, QPe, Qf, QPf, Qg, QPg, Qh;
33
35
36
       //Unlock logic JKFF output
       assign lock = OPf&OPg;
37
       assign resetint = Qf;
40
       assign ULK = keypad[10]&COR&(~alarm);
       assign FL = keypad[10]&(~COR);
42
       assign DX = keypad[0]|keypad[3]|keypad[4]|keypad[5]|keypad[6]|keypad[7]|keypad[8]|keypad[9]|keypad[10]|keypad[11];
44
       assign clock = clk4(DX|Y0|Y1);
45
       //Encoder logic
       assign Y1 = keypad[1]|keypad[2];
assign Y0 = keypad[6]|keypad[1];
47
49
       //Keypad logic JKFF input
50
       assign Ja = Qb&Qc&(~Y1)&Y0;
assign Ka = 1'b1;
52
       assign Jb = Qc&Y1&(~Y0);
       assign Kb = (~Y1)|Y0;
54
       assign Jc = (Y16Y0) | (Qb6Y1);
53
          assign Jb = Qc&Y1&(~Y0);
           assign Kb = (~Y1)|Y0;
 5.4
           assign Jc = (Y1&Y0)|(Qb&Y1);
          assign Kc = (~Y1)|(~Y0);
 5.6
 57
           //Keypad logic JKFF output
           assign COR = Qa;
 5.8
  59
           //Alarm logic JKFF input
 6.0
           assign Jd = Qe&FL;
  61
           assign Kd = 1'b0;
 62
           assign Je = FL;
  63
          assign Ke = QPd&FL;
 64
  65
           //Alarm logic JKFF output
           assign alarm = Qd&Qe;
 6.6
  67
           //Unlock logic JKFF input
 6.8
           assign Jf = Qg;
 69
           assign Kf = Qg;
  70
          assign Jg = Qf|ULK;
  71
           assign Kg = 1'b1;
  72
 73
  74
           //Flip flop modules
  7.5
           //Flip flops for keypad logic use clock as their clock signal
  76
           JKFF A(Ja, Ka, clock, reset, Qa, QPa);
 77
           JKFF B(Jb, Kb, clock, reset, Qb, QPb);
  78
           JKFF C(Jc, Kc, clock, reset, Qc, QPc);
  79
  80
           //Flip flops for alarm and unlock logic use clk as clock signal
  81
           JKFF D(Jd, Kd, clk, reset, Qd, QPd);
  82
          JKFF E(Je, Ke, clk, reset, Qe, QPe);
  83
 84
           JKFF F(Jf, Kf, clk, reset, Qf, QPf);
 8.5
           JKFF G(Jg, Kg, clk, reset, Qg, QPg);
  86
 87
  88
 89 endmodule
```

J-K-Flip-Flop implementation:

Since our states only change on the positive clock edge, a rising edge JKFF with reset is needed for this design. Below is described a NAND implementation of this JKFF in the dataflow model.

```
21 module JKFF (
       input J, K, clk, reset,
22
23
       output Q,QP
24 );
       wire nand1, nand2, nand3, nand4, nand5, nand6;
25
       //First layer of nands
26
       assign nand1 = ~(QP&J&clk);
27
       assign nand2 = ~(Q&K&clk);
28
       //Second layer of nands
29
       assign nand3 = ~(nand1&nand4);
30
       assign nand4 = ~(nand2@nand3@(~reset));
31
32
       //Third layer of nands
       assign nand5 = ~(nand3&(~clk));
33
34
       assign nand6 = ~(nand4&(~clk));
       //Fourth layer of nands
35
36
       assign Q = ~(QP&nand5);
       assign QP = ~(Q&nand6&(~reset));
37
38 endmodule
```

Test Benches:

For this task, I used the same test bench logic to compare my two implementations to ensure both were accurate to the design specifications. All states are tested in both scenarios, but are only shown in the structural model, as I could not display the state registers as output.

Behavioural:

```
module ass2_behavioural_tb;
25
        // Inputs
       reg reset;
28
       reg clk;
29
       reg [11:0] keypad;
30
31
       // Outputs
32
       wire lock;
33
       wire alarm;
34
35
       // Instantiate the Unit Under Test (UUT)
35
       ass2_behavioural uut (
37
         .reset(reset),
38
          .clk(clk),
.keypad(keypad),
39
4D
          .lock(lock),
41
          .alarm(alarm)
42
43
       );
44
45
       initial begin
         // Initialize Inputs and reset keypad to start test
47
           reset = 1;
48
          clk = D;
49
          keypad = D;
5D
51
          #1DD;
         reset = D;
52
          //Test Pl: Enter correct code and see if door unlocks properly.
53
         #25; clk = 1; #50; clk = 0; #25;
         keypad[1] = 1;
55
                                             //Input 2
          #25; clk = 1; #50; clk = 0; #25;
56
         keypad[1] = 0;
                                            //End input 2
57
          #25; clk = 1; #50; clk = 0; #25;
          keypad[2] = 1;
                                             //Input 3
59
         #25; clk = 1; #50; clk = 0; #25;
5D
          keypad[2] = 0;
                                             //End input 3
51
          #25; clk = 1; #50; clk = 0; #25;
         keypad[2] = 1;
                                             //Input 3
63
          #25; clk = 1; #50; clk = 0; #25;
54
          keypad[2] = 0;
                                             //End input 3
5.5
          #25; clk = 1; #50; clk = 0; #25;
          keypad[D] = 1;
                                             //Input 1
57
         #25; clk = 1; #50; clk = 0; #25;
68
          keypad[D] = D;
                                             //End input 1. Code is 2331, which is incorrect, so clear is pressed.
59
          #25; clk = 1; #50; clk = 0; #25;
          keypad[11] = 1;
                                             //Input clear
71
           #25; clk = 1; #50; clk = 0; #25;
72
           keypad[11] = D;
                                             //End input clear. Code should be reset.
73
```

```
#25; clk = 1; #50; clk = 0; #25;
 74
 75
             keypad[1] = 1;
                                                  //Input 2
             #25; clk = 1; #50; clk = 0; #25;
 75
             keypad[1] = 0;
                                                  //End input 2
 77
             #25; clk = 1; #50; clk = 0; #25;
 78
 79
             keypad[2] = 1;
                                                  //Input 3
             #25; clk = 1; #50; clk = 0; #25;
             keypad[2] = D;
                                                  //End input 3
81
             #25; clk = 1; #50; clk = 0; #25;
52
             keypad[2] = 1;
                                                  //Input 3
63
             #25; clk = 1; #50; clk = 0; #25;
84
             keypad[2] = D;
                                                  //End input 3
             #25; clk = 1; #50; clk = 0; #25;
86
             keypad[5] = 1;
                                                  //Input 7
87
             #25; clk = 1; #50; clk = 0; #25;
88
             keypad[6] = D;
                                                  //End input 7. Correct code 2337 is now entered
             #25; clk = 1; #50; clk = 0; #25;
 9 D
             keypad[10] = 1;
                                                  //Enter Input. Door should unlock
91
             #25; clk = 1; #50; clk = 0; #25;
                                                  //Clock cycle 1
92
             keypad[10] = 0;
                                                  //Enter uninput
93
             #25; clk = 1; #50; clk = 0; #25;
                                                  //Clock cycle 2
             #25; clk = 1; #50; clk = 0; #25;
                                                  //Clock cycle 3
9.5
             #25; clk = 1; #50; clk = 0; #25;
                                                  //Clock cycle 4: Door should lock on this clock cycle.
96
             #25; clk = 1; #50; clk = 0; #25;
#25; clk = 1; #50; clk = 0; #25;
97
                                                  //Buffer clock cycles
98
             //Test Part 2: Enter three incorrect codes and see if alarm goes off.
99
             keypad[10] = 1;
                                                  //Enter should be incorrect code #1 if the keypad resets after unlock.
100
             #25; clk = 1; #50; clk = 0; #25;
101
             keypad[10] = 0;
                                                  //End enter input
102
             #25; clk = 1; #50; clk = 0; #25;
keypad[3] = 1;
103
                                                  //Enter 4
104
             #25; clk = 1; #50; clk = 0; #25;
105
             keypad[3] = 0;
106
107
             #25; clk = 1; #50; clk = 0; #25;
             keypad[5] = 1;
108
                                                  //Enter 7
             #25; clk = 1; #50; clk = 0; #25;
109
             keypad[6] = D;
110
             #25; clk = 1; #50; clk = 0; #25;
111
             keypad[9] = 1;
112
                                                  //Enter D
             #25; clk = 1; #50; clk = 0; #25;
113
             keypad[9] = 0;
114
             #25; clk = 1; #50; clk = 0; #25;
115
             keypad[D] = 1;
                                                  //Enter 1. Incorrect code 4701 has been entered
116
             #25; clk = 1; #50; clk = 0; #25;
117
             keypad[0] = 0;
115
             #25; clk = 1; #50; clk = 0; #25;
119
             keypad[10] = 1;
                                                  //Enter Input. Should be incorrect code #2.
120
             #25; clk = 1; #50; clk = 0; #25;
121
             keypad[10] = 0;
```

```
keypad[10] = 0;
122
             #25; clk = 1; #50; clk = 0; #25;
123
             keypad[1] = 1;
                                                  //Input 2
124
             #25; clk = 1; #50; clk = 0; #25;
125
             keypad[1] = D;
                                                  //End input 2
125
             #25; clk = 1; #50; clk = 0; #25;
127
             keypad[2] = 1;
                                                  //Input 3
128
             #25; clk = 1; #50; clk = 0; #25;
129
             keypad[2] = D;
                                                  //End input 3
130
             #25; clk = 1; #50; clk = 0; #25;
131
             keypad[2] = 1;
                                                  //Input 3
132
             #25; clk = 1; #50; clk = 0; #25;
133
             keypad[2] = D;
                                                  //End input 3
134
             #25; clk = 1; #50; clk = 0; #25;
135
             keypad[5] = 1;
                                                  //Input 7
135
             #25; clk = 1; #50; clk = 0; #25;
137
             keypad[5] = D;
                                                  //End input 7. Correct code 2337 is now entered
13B
             #25; clk = 1; #50; clk = 0; #25;
139
             keypad[5] = 1;
                                                  //Input 7
140
             #25; clk = 1; #50; clk = 0; #25;
141
             keypad[5] = D;
                                                  //End input 7. Incorrect code 23377 is now entered
142
             #25; clk = 1; #5D; clk = D; #25;
143
             keypad[10] = 1;
                                                  //Enter Input. Should be incorrect code #3. Alarm should go off
144
             #25; clk = 1; #50; clk = 0; #25;
145
             keypad[10] = 0;
145
             //Test Part 3: Enter correct code while alarm is on to see if it can be bypassed
147
             #25; clk = 1; #50; clk = 0; #25;
148
             keypad[1] = 1;
                                                  //Input 2
149
             #25; clk = 1; #50; clk = 0; #25;
150
             keypad[1] = D;
151
                                                  //End input 2
             #25; clk = 1; #50; clk = 0; #25;
152
             keypad[2] = 1;
                                                  //Input 3
153
             #25; clk = 1; #50; clk = 0; #25;
159
             keypad[2] = D;
                                                  //End input 3
155
             #25; clk = 1; #50; clk = 0; #25;
156
             keypad[2] = 1;
                                                  //Input 3
157
             #25; clk = 1; #50; clk = 0; #25;
15B
             keypad[2] = D;
                                                  //End input 3
159
             #25; clk = 1; #50; clk = 0; #25;
150
             keypad[6] = 1;
                                                  //Input 7
161
             #25; clk = 1; #50; clk = 0; #25;
152
             keypad[6] = D;
                                                  //End input 7. Correct code 2337 is now entered
163
             #25; clk = 1; #50; clk = 0; #25;
154
             keypad[10] = 1;
                                                  //Enter Input. Should not turn off alarm.
165
             #25; clk = 1; #50; clk = 0; #25;
155
             keypad[10] = 0;
167
             #25; clk = 1; #50; clk = 0; #25;
16B
             reset = 1;
#25; clk = 1; #50; clk = 0; #25;
169
                                                  //Enter Reset. Should turn off alarm.
170
171
             reset = D;
172
             // Add stimulus here
173
174
          end
1.75
```

Structural:


The structural testbench code gives the same inputs but receives more outputs.

```
module ass2_structural_tb;
26
27
      // Inputs
      reg reset;
28
     reg clk;
29
      reg [11:0] keypad;
30
31
      // Outputs
32
      wire lock;
33
      wire alarm;
34
      wire Qa;
35
      wire Qb;
36
      wire Qc;
37
      wire Qd;
38
      wire Qe;
39
      wire Of;
40
      wire Qg;
41
42
     // Instantiate the Unit Under Test (UUT)
43
      ass2_structural uut (
44
       .reset(reset),
4.5
        .clk(clk),
4.6
        .keypad(keypad),
47
        .lock(lock),
48
         .alarm(alarm),
49
         .Qa(Qa),
50
        .Qb(Qb),
51
        .Qc(Qc),
52
        .Qd(Qd),
53
        .Qe(Qe),
54
        .Qf(Qf),
5.5
    );
56
        .Qg(Qg)
57
```

The rest of the code is the same and is thus omitted.

Simulation Results:

Behavioral:



Structural:



We can see from these models that all tests function as expected. Initially, inputting 2,3,3 sets Qb and Qc to 1, indicating the state is SEQ3, and after 1 is pressed, it resets to SEQ0, shown by ABC = 000. Clear also resets to 000. After this, 2,3,3,7 sets ABC to 100, which is SEQ4, indicating the correct code has been entered, and inputting enter correctly unlocks for 3 clock cycles, as shown by Qf and Qg counting to 11(OPEN2) before resetting to 00(LOCKED). After locking again, the first enter press increments Qd,Qe to 01(FAIL1), showing the first incorrect code has been registered. This also applies to the next two incorrect sequences, incrementing to 10(FAIL2) and 11(ALARM), after which pressing enter from the SEQ4 state does not unlock the door or turn off the alarm. The alarm turns off when reset is input, however.