

Specification:

A 4-digit keypad is to be made with the access code 2337. The inputs given are K[0]-K[8] representing buttons 1-9, K[9] for 0, K[10] for ENTER, K[11] for CLEAR, and reset and clk inputs, and outputs are *lock* and *alarm*. If the sequence of 2,3,3,7 is pressed, followed by ENTER, with no other number inputs before or after, *lock* should be LOW for 3 clock cycles, after which the keypad should be reset. If ENTER is pressed after at least one digit has been input, and the inputs are not of the sequence 2,3,3,7, the keypad should be cleared, and the input should be regarded as incorrect. On the third incorrect input, *alarm* should be set to HIGH until reset is input. A correct input should reset the alarm counter. *reset* should set the keypad to its initial state from any point. *reset* should be active-high, and all other inputs should be active-high. The output *lock* should be active-low and *alarm* should be active high.

Assumptions:

1. There will only be clk and one other input active at any given time.
2. The keypad should only register a sequence as correct if the combination 2,3,3,7 are the only digits input after a CLEAR, so 7,3,4,2,3,3,7 or 2,2,3,3,7 would count as incorrect, while 2,CLEAR,2,3,3,7 would count as correct.
3. Pressing Enter before any digits are input will count as an incorrect input.
4. Entering the correct code should reset the entire keypad after unlocking, meaning that the number of incorrect attempts should be set to zero.
5. There will be no additional inputs while the door is unlocked.
6. All inputs will only be high for one clock cycle, and will not change at clock edges.

State diagrams:

The state diagram for the keypad is broken up into four separate Moore state diagrams, for the keypad logic, alarm logic, and the unlock logic. Reset input is done through flip flop reset pin, so is not included in state diagrams.

Global Logic:

Global logic is purely combinational:

Door should unlock when code is correct and enter is pressed, and alarm is not on, so

$$K[10]CORalarm' = ULK$$

A failed attempt should be registered when code is incorrect and enter is pressed, so

$$K[10]COR' = FL$$

For Keypad logic:

Since the only digits in the combination are 2,3, and 7, all other digits, clear, and enter will reset the sequence, so we can simplify using $K[3] + K[4] + K[5] + K[7] + K[8] + K[9] + K[10] + K[11] = DX$

Since only one input is active at a time, these inputs can further be encoded to reduce the complexity of the state diagram using a 4-2 decoder as shown below.

Inputs				Outputs	
I[3]=K[1]	I[2]=K[2]	I[1]=K[6]	I[0]=DX	Y[1]	Y[0]
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

This introduces the issue that Y does not describe the scenario of no inputs, however, since this state diagram only changes states when there is an input, if clock = $clk(DX+Y[0]+Y[1])$, the state diagram can be fully reduced to two inputs.

Keypad Logic:

Inputs:

Y[1],Y[0],clock,reset

Outputs:

COR (Correct code is entered)

State descriptions:

SEQ0:

Initial state of keypad. No correct digits input.

- Input 11(2) will change to SEQ1 state (One correct input)
- Inputs 00,10,01 (DX,3,7) will not change state (Incorrect input)
- Output COR = 0 (Code is incorrect)

SEQ1:

One correct digit input.

- Input 10(3) will change to SEQ2 state (Two correct inputs)
- Inputs 00,01 (DX,7) will reset to SEQ0 (Incorrect input)
- Input 11 (2) will remain in SEQ1 state (Incorrect second input but correct first input)
- Output COR = 0 (Code is incorrect)

SEQ2:

Two correct digits input.

- Input 10(3) will change to SEQ3 state (Three correct inputs)
- Inputs 00,01 (DX,7) will reset to SEQ0 (Incorrect input)
- Input 11 (2) will set to SEQ1 state (Incorrect third input but correct first input)
- Output COR = 0 (Code is incorrect)

SEQ3:

Three correct digits input.

- Input 01(7) will change to SEQ4 state (Four correct inputs)
- Inputs 00,10 (DX,3) will reset to SEQ0 (Incorrect input)
- Input 11 (2) will set to SEQ1 state (Incorrect fourth input but correct first input)
- Output COR = 0 (Code is incorrect)


SEQ4:

Four correct digits input.

- Input 01(7) will change to SEQ4 state (Four correct inputs)
- Inputs 00,10,01 (DX,3,7) will reset to SEQ0 (Incorrect input)
- Input 11 (2) will set to SEQ1 state (Incorrect input but correct first input)
- Output COR = 1 (Code is correct)

Keypad Logic State Diagram:

Inputs Y[1],Y[0]



State Table:

Present State	Inputs		Next State	Output
	Y[1]	Y[0]		COR
SEQ0	0	0	SEQ0	0
SEQ0	0	1	SEQ0	0
SEQ0	1	0	SEQ0	0
SEQ0	1	1	SEQ1	0
SEQ1	0	0	SEQ0	0
SEQ1	0	1	SEQ0	0
SEQ1	1	0	SEQ2	0
SEQ1	1	1	SEQ1	0
SEQ2	0	0	SEQ0	0
SEQ2	0	1	SEQ0	0
SEQ2	1	0	SEQ3	0
SEQ2	1	1	SEQ1	0
SEQ3	0	0	SEQ0	0
SEQ3	0	1	SEQ4	0
SEQ3	1	0	SEQ0	0
SEQ3	1	1	SEQ1	0
SEQ4	0	0	SEQ0	1
SEQ4	0	1	SEQ0	1
SEQ4	1	0	SEQ0	1
SEQ4	1	1	SEQ1	1

State minimization:

Using implication chart

First step:

SEQ1	SEQ0=SEQ2			
SEQ2	SEQ0=SEQ3	SEQ2=SEQ3		
SEQ3	SEQ0=SEQ4	SEQ0=SEQ4 SEQ0=SEQ2	SEQ0=SEQ4 SEQ0=SEQ3	
SEQ4	X	X	X	X
	SEQ0	SEQ1	SEQ2	SEQ3

Second step:

SEQ1	SEQ0=SEQ2			
SEQ2	SEQ0=SEQ3	SEQ2=SEQ3		
SEQ3	X	X	X	
SEQ4	X	X	X	X
	SEQ0	SEQ1	SEQ2	SEQ3

Third step:

SEQ1	SEQ0=SEQ2			
SEQ2	X	X		
SEQ3	X	X	X	
SEQ4	X	X	X	X
	SEQ0	SEQ1	SEQ2	SEQ3

Fourth step:

SEQ1	X			
SEQ2	X	X		
SEQ3	X	X	X	
SEQ4	X	X	X	X
	SEQ0	SEQ1	SEQ2	SEQ3

So states cannot be reduced.

Alarm logic:

Inputs:

FL (From global logic), clk, reset

Output:

alarm

State descriptions:

FAIL0:

No failed attempts.

- Remains in state FAIL0 if FL=0 (No incorrect code)
- Changes to state FAIL1 if FL=1 (Incorrect code entered)
- Outputs alarm = 0 (Not three failed attempts)

FAIL1:

One failed attempt.

- Remains in state FAIL1 if FL=0 (No incorrect code)
- Changes to state FAIL2 if FL=1 (Second incorrect code entered)
- Outputs alarm = 0 (Not three failed attempts)

FAIL2:

Two failed attempts.


- Remains in state FAIL2 if FL=0 (No incorrect code)
- Changes to state ALARM if FL=1 (Third incorrect code entered, so alarm should sound)
- Outputs alarm = 0 (Not three failed attempts)

ALARM:

Three failed attempts. Alarm sounds and keypad needs to be reset.

- Remains in ALARM state regardless of input (Needs reset to change)
- Outputs alarm = 1 (Three consecutive failed attempts, so alarm should sound)

Alarm Logic State Diagram



State table:

Present State	Input	Next State	Output
	FL		alarm
FAIL0	0	FAIL0	0
FAIL0	1	FAIL1	0
FAIL1	0	FAIL1	0
FAIL1	1	FAIL2	0
FAIL2	0	FAIL2	0
FAIL2	1	ALARM	0
ALARM	0	ALARM	1
ALARM	1	ALARM	1

State minimization:

Using implication chart

First pass:

FAIL1	FAIL0=FAIL1 FAIL1=FAIL2		
FAIL2	FAIL0=FAIL2 FAIL1=ALARM	FAIL1=FAIL2 FAIL2=ALARM	
ALARM	X	X	X
	FAIL0	FAIL1	FAIL2

Second pass:

FAIL1	FAIL0=FAIL1 FAIL1=FAIL2		
FAIL2	X	X	
ALARM	X	X	X
	FAIL0	FAIL1	FAIL2

Third pass:

FAIL1	X		
FAIL2	X	X	
ALARM	X	X	X
	FAIL0	FAIL1	FAIL2

So the states cannot be reduced.

Unlock logic:

Inputs:

ULK (Unlock signal from global logic), clk, reset

Outputs:

lock

State descriptions:

LOCKED:

Door is locked, as correct code has not been entered.

- Remain in LOCKED state if ULK = 0 (No correct code entered)
- Change to OPEN0 state if ULK = 1 (Correct code entered)
- Output lock = 1 (Locked)

OPEN0:

Door is open, as correct code has been entered. Door is open in state OPEN0 for the first clock cycle of its opening.

- Change to OPEN1 regardless of input (1 clock cycle has passed)
- Output lock = 0 (Open)

OPEN1:

Door is open in state OPEN1 for the second clock cycle of its opening.


- Change to OPEN2 regardless of input (1 clock cycle has passed)
- Output lock = 0 (Open)

OPEN2:

Door is open in state OPEN2 for the third clock cycle of its opening.

- Change to LOCKED regardless of input (1 clock cycle has passed for 3 total, so door should lock)
- Output lock = 0 (Open)

Unlock logic State Diagram



State table:

Present State	Input	Next State	Outputs
	ULK		lock
LOCKED	0	LOCKED	1
LOCKED	1	OPEN0	1
OPEN0	0	OPEN1	0
OPEN0	1	OPEN1	0
OPEN1	0	OPEN2	0
OPEN1	1	OPEN2	0
OPEN2	0	LOCKED	0
OPEN2	1	LOCKED	0

State minimization:

Using implication chart

First pass:

OPEN0	X		
OPEN1	X	OPEN1=OPEN2	
OPEN2	X	X	X
	LOCKED	OPEN0	OPEN1

Second pass:

OPEN0	X		
OPEN1	X	X	
OPEN2	X	X	X
	LOCKED	OPEN0	OPEN1

So the states cannot be reduced.

[illegible]

Outputs:

COR		C,Y[1],Y[0]							
		000	001	011	010	110	111	101	100
A,B	00	0	0	0	0	0	0	0	0
	01	0	0	0	0	0	0	0	0
	11	X	X	X	X	X	X	X	X
	10	1	1	1	1	X	X	X	X

COR = A

T-Flip-Flop implementation:

Ta		C,Y[1],Y[0]							
		000	001	011	010	110	111	101	100
A,B	00	0	0	0	0	0	0	0	0
	01	0	0	0	0	0	0	1	0
	11	X	X	X	X	X	X	X	X
	10	1	1	1	1	X	X	X	X

$$T_a = BCY[1]'Y[0] + A$$

Tb		C,Y[1],Y[0]							
		000	001	011	010	110	111	101	100
A,B	00	0	0	0	0	1	0	0	0
	01	1	1	1	0	1	1	1	1
	11	X	X	X	X	X	X	X	X
	10	0	0	0	0	X	X	X	X

$$T_b = CY[1]Y[0]' + BY[1]' + BY[0]$$

Tc		C,Y[1],Y[0]							
		000	001	011	010	110	111	101	100
A,B	00	0	0	1	0	1	0	1	1
	01	0	0	1	1	1	0	1	1
	11	X	X	X	X	X	X	X	X
	10	0	0	1	0	X	X	X	X

$$T_c = C'Y[1]Y[0] + CY[1]' + CY[0]' + BC'Y[1]$$

T-Flip-Flips:

$$T_a = BCY[1]'Y[0] + A$$

$$T_b = CY[1]Y[0]' + BY[1]' + BY[0]$$

$$T_c = C'Y[1]Y[0] + CY[1]' + CY[0]' + BC'Y[1]$$

JK-Flip-Flop implementation:

Ja		C,Y[1],Y[0]							
		000	001	011	010	110	111	101	100
A,B	00	0	0	0	0	0	0	0	0
	01	0	0	0	X	0	0	1	0
	11	X	X	X	X	X	X	X	X
	10	X	X	X	X	X	X	X	X

$$Ja = BCY[1]'Y[0]$$

Ka		C,Y[1],Y[0]							
		000	001	011	010	110	111	101	100
A,B	00	X	X	X	X	X	X	X	X
	01	X	X	X	X	X	X	X	X
	11	X	X	X	X	X	X	X	X
	10	1	1	1	1	X	X	X	X

$$Ka = 1$$

Jb		C,Y[1],Y[0]							
		000	001	011	010	110	111	101	100
A,B	00	0	0	0	0	1	0	0	0
	01	X	X	X	X	X	X	X	X
	11	X	X	X	X	X	X	X	X
	10	0	0	0	0	X	X	X	X

$$Jb = CY[1]Y[0]'$$

Kb		C,Y[1],Y[0]							
		000	001	011	010	110	111	101	100
A,B	00	X	X	X	X	X	X	X	X
	01	1	1	1	0	1	1	1	1
	11	X	X	X	X	X	X	X	X
	10	X	X	X	X	X	X	X	X

$$Kb = Y[1]' + Y[0] + C$$

Jc		C,Y[1],Y[0]							
		000	001	011	010	110	111	101	100
A,B	00	0	0	1	0	X	X	X	X
	01	0	0	1	1	X	X	X	X
	11	X	X	X	X	X	X	X	X
	10	0	0	1	0	X	X	X	X

$$Jc = Y[1]Y[0] + BY[1]$$

Kc		C,Y[1],Y[0]							
		000	001	011	010	110	111	101	100
A,B	00	X	X	X	X	1	0	1	1
	01	X	X	X	X	1	0	1	1
	11	X	X	X	X	X	X	X	X
	10	X	X	X	X	X	X	X	X

$$Kc = Y[1]' + Y[0]'$$

JK-Flip-Flips:

$$Ja = BCY[1]'Y[0]$$

$$Ka = 1$$

$$Jb = CY[1]Y[0]'$$

$$Kb = Y[1]' + Y[0] + C$$

$$Jc = Y[1]Y[0] + BY[1]$$

$$Kc = Y[1]' + Y[0]'$$

D-Flip-Flop implementation:

Da		C,Y[1],Y[0]							
		000	001	011	010	110	111	101	100
A,B	00	0	0	0	0	0	0	0	0
	01	0	0	0	0	0	1	0	0
	11	X	X	X	X	X	X	X	X
	10	0	0	0	0	X	X	X	X

$$Da = BCY[1]'Y[0]$$

Db		C,Y[1],Y[0]							
		000	001	011	010	110	111	101	100
A,B	00	0	0	0	0	1	0	0	0
	01	0	0	0	1	0	0	0	0
	11	X	X	X	X	X	X	X	X
	10	0	0	0	0	X	X	X	X

$$Db = B'CY[1]Y[0]' + BC'Y[1]Y[0]'$$

Dc		C,Y[1],Y[0]							
		000	001	011	010	110	111	101	100
A,B	00	0	0	1	0	0	1	0	0
	01	0	0	1	1	0	1	0	0
	11	X	X	X	X	X	X	X	X
	10	0	0	1	0	X	X	X	X

$$Dc = Y[1]Y[0] + BC'Y[1]$$

D-Flip-Flips:

$$Da = BCY[1]'Y[0]$$

$$Db = B'CY[1]Y[0]' + BC'Y[1]Y[0]'$$

$$Dc = Y[1]Y[0] + BC'Y[1]$$

Alarm logic:

4 states, so 2 bits D,E are used for state assignment. FAIL0 is initial state, so it is 00.

FAIL0: DE = 00

FAIL1: DE = 01

FAIL2: DE = 10

ALARM: DE = 11

State Table:

Minterm	Present State	Input	Next State	Output	Flip Flops							
	D,E	FL	D,E	alarm	Td	Te	Jd	Kd	Je	Ke	Dd	De
0	00	0	00	0	0	0	0	X	0	X	0	0
1	00	1	01	0	0	1	0	X	1	X	0	1
2	01	0	01	0	0	0	0	X	X	0	0	1
3	01	1	10	0	1	1	1	X	X	1	1	0
4	10	0	10	0	0	0	X	0	0	X	1	0
5	10	1	11	0	0	1	X	0	1	X	1	1
6	11	0	11	1	0	0	X	0	X	0	1	1
7	11	1	11	1	0	0	X	0	X	0	1	1

Outputs:

alarm		E,FL			
		00	01	11	10
D	0	0	0	0	0
	1	0	0	1	1

alarm = DE

T-Flip-Flop Implementation:

Td		E,FL			
		00	01	11	10
D	0	0	0	1	0
	1	0	0	0	0

$$T_d = D'EFL$$

Te		E,FL			
		00	01	11	10
D	0	0	1	1	0
	1	0	1	0	0

$$T_e = D'FL + E'FL$$

T-Flip-Flops:

$$T_d = D'EFL$$

$$T_e = D'FL + E'FL$$

JK-Flip-Flop Implementation:

Jd		E,FL			
		00	01	11	10
D	0	0	0	1	0
	1	X	X	X	X

$J_d = EFL$

Kd		E,FL			
		00	01	11	10
D	0	X	X	X	X
	1	0	0	0	0

$K_d = 0$

Je		E,FL			
		00	01	11	10
D	0	0	1	X	X
	1	0	1	X	X

Je = FL

Ke		E,FL			
		00	01	11	10
D	0	X	X	1	0
	1	X	X	0	0

Ke = D'FL

JK-Flip-Flips:

Jd = EFL

Kd = 0

Je = FL

Ke = D'FL

D-Flip-Flop Implementation:

Dd		E,FL			
		00	01	11	10
D	0	0	0	1	0
	1	1	1	1	1

$$D_d = D + EFL$$

De		E,FL			
		00	01	11	10
D	0	0	1	0	1
	1	0	1	1	1

$$D_e = E'FL + DFL + DE + EFL'$$

D-Flip-Flips:

$$D_d = D + EFL$$

$$D_e = E'FL + DFL + DE + EFL'$$

Unlock logic:

4 states, so 2 bits F,G are used for state assignment. LOCKED is initial state, so it is 00.

LOCKED: FG = 00

OPEN0: FG = 01

OPEN1: FG = 10

OPEN2: FG = 11

State Table:

Present State	Input	Next State	Outputs	Flip Flops							
F,G	ULK	F,G	lock	Tf	Tg	Jf	Kf	Jg	Kg	Df	Dg
00	0	00	1	0	0	0	X	0	X	0	0
00	1	01	1	0	1	0	X	1	X	0	1
01	0	10	0	1	1	1	X	X	1	1	0
01	1	10	0	1	1	1	X	X	1	1	0
10	0	11	0	0	1	X	0	1	X	1	1
10	1	11	0	0	1	X	0	1	X	1	1
11	0	00	0	1	1	X	1	X	1	0	0
11	1	00	0	1	1	X	1	X	1	0	0

Outputs:

lock		G,ULK			
		00	01	11	10
F	0	1	1	0	0
	1	0	0	0	0

lock = $F'G'$

T-Flip-Flip Implementation:

Tf		G,ULK			
		00	01	11	10
F	0	0	0	1	1
	1	0	0	1	1

$$Tf = G$$

Tg		G,ULK			
		00	01	11	10
F	0	0	1	1	1
	1	1	1	1	1

$$Tg = F + ULK + G$$

T-Flip-Flips:

$$Tf = G$$

$$Tg = F + ULK + G$$

JK-Flip-Flip Implementation:

Jf		G,ULK			
		00	01	11	10
F	0	0	0	1	1
	1	X	X	X	X

Jf = G

Kg		G,ULK			
		00	01	11	10
F	0	X	X	X	X
	1	0	0	1	1

Kg = G

Jh		G,ULK			
		00	01	11	10
F	0	0	1	X	X
	1	1	1	X	X

$J_h = F + ULK$

Kh		G,ULK			
		00	01	11	10
F	0	X	X	1	1
	1	X	X	1	1

$K_h = 1$

JK-Flip-Flips:

$J_f = G$

$K_f = G$

$J_g = F + ULK$

$K_h = 1$

D-Flip-Flip Implementation:

Df		G,ULK			
		00	01	11	10
F	0	0	0	1	1
	1	1	1	0	0

$$Dg = F'G + FG'$$

Dg		G,ULK			
		00	01	11	10
F	0	0	1	0	0
	1	1	1	0	0

$$Dh = FG' + F'ULK$$

D-Flip-Flips:



$$Df = F'G + FG'$$

$$Dh = FG' + F'ULK$$

Logic Diagrams

Global:

Logic used in all implementations:




$$\text{GIC} = 8(\text{OR}8) + 2 \cdot 2(2 \text{ OR}2) + 2 \cdot 2(2 \text{ AND}2) + 2(2 \text{ inverters}) + 4(4 \times 2 \text{ encoder}) = 22$$

T-Flip-Flop:

Keypad Logic:


$COR = A$, $T_a = BCY[1]'Y[0] + A$, $T_b = CY[1]Y[0]' + BY[1]' + BY[0]$, $T_c = C'Y[1]Y[0] + CY[1]' + CY[0]' + BC'Y[1]$



$$GIC = 4(AND4) + 3*3(2 AND3) + 4*2(4 AND2) + 2(2 NOT1) + 2(OR2) + 3(OR3) + 4(OR4) = 32$$

Alarm Logic:


alarm = DE, $T_d = D'EFL$, $T_e = D'FL + E'FL$



$$GIC = 3 \cdot 2(3 \text{ AND2}) + 3(\text{AND3}) + 2(\text{OR2}) = 11$$

Unlock Logic:

$$\text{lock} = F'G', T_f = G, T_g = F + ULK + G$$



$$GIC = 2(AND2) + 3(OR3) = 5$$

GIC:

$$GIC(TFFs) = 32(\text{Keypad logic}) + 11(\text{Alarm logic}) + 5(\text{Unlock logic}) = 48$$



JK-Flip-Flop:

Keypad Logic:


$COR = A$, $J_a = BCY[1]'Y[0]$, $K_a = 1$, $J_b = CY[1]Y[0]'$, $K_b = Y[1]' + Y[0] + C$, $J_c = Y[1]Y[0] + BY[1]$, $K_c = Y[1]' + Y[0]'$

$$Y[1] \rightarrow \overline{Y[1]}$$

$$Y[0] \rightarrow \overline{Y[0]}$$






$A - COR$



$$GIC = 2(2 \text{ inverters}) + 4(AND4) + 3(AND3) + 2*2(2 \text{ AND2}) + 3(OR3) + 2*2(2 \text{ OR2}) = 20$$

Alarm Logic:



alarm = DE, Jd = EFL, Kd = 0, Je = FL, Ke = D'FL



$$\text{GIC} = 3 \times 2(3 \text{ AND} 2) = 6$$

Unlock Logic:

$$\text{lock} = F'G', Jf = G, Kf = G, Jg = F + ULK, Kg = 1$$



$$\text{GIC} = 2(\text{AND2}) + 2(\text{OR2}) = 4$$


GIC:

$$\text{GIC}(\text{JKFFs}) = 20(\text{Keypad logic}) + 6(\text{Alarm logic}) + 4(\text{Unlock logic}) = 30$$

D-Flip-Flop:

Keypad Logic:

$$COR = A, D_a = BCY[1]'Y[0], D_b = B'CY[1]Y[0]' + BC'Y[1]Y[0]', D_c = Y[1]Y[0] + BC'Y[1]$$




$$GIC = 2(2 \text{ inverters}) + 3*4(3 \text{ AND4}) + 3(\text{AND3}) + 2(\text{AND2}) + 2*2(2 \text{ OR2}) = 23$$

Alarm Logic:

$$\text{alarm} = DE, Dd = D + EFL, De = E'FL + DFL + DE + EFL'$$


$$FL \rightarrow \Delta \circ \overline{FL}$$



$$GIC = 1(\text{inverter}) + 6 \cdot 2(6 \text{ AND2}) + 4(\text{OR4}) + 2(\text{OR2}) = 19$$

Unlock Logic:

$$\text{lock} = F'G', Df = F'G + FG', Dh = FG' + F'ULK$$



$$GIC = 4 \times 2(4 \text{ AND2}) + 2 \times 2(2 \text{ OR2}) = 12$$

GIC:

$$GIC(DFFs) = 23(\text{Keypad logic}) + 19(\text{Alarm logic}) + 12(\text{Unlock logic}) = 54$$

Best Implementation:

For all three implementations, the GIC of global combinational logic is 22, but in the input and output logic for the flip flops, there is a difference in GIC. If I do not include the GIC of the flip flops themselves, the total GIC of each Flip Flop implementation is as follows:

$$\text{T-Flip-Flop GIC} = 22(\text{Global}) + 48(\text{Flip flop logic}) = 70$$

$$\text{JK-Flip-Flop GIC} = 22(\text{Global}) + 30(\text{Flip flop logic}) = 52$$

$$\text{D-Flip-Flop GIC} = 22(\text{Global}) + 54(\text{Flip flop logic}) = 76$$

Which shows that the best implementation uses JK-Flip-Flops, as the total GIC is 18 lower than when using T-Flip-Flops and 24 lower than when using D-Flip-Flops.

Verilog HDL:

Behavioural model:

My behavioral model functions the same as my flip flop implementations, but with behavioral states rather than flip flops, and is as such split into four files.

Top level global logic:

```
21 module ass2_behavioural(  
22     input reset, clk,  
23     input [11:0] keypad,  
24     output lock, alarm  
25 );  
26  
27 //declare registers for inputs and outputs  
28 reg UIK, FL, DX, clock, rst;  
29 wire [1:0] Y;  
30  
31 //Import Encoder and logic modules.  
32 Encoder Enc(keypad[1], keypad[2], keypad[6], DX, Y);  
33 KeypadLogic Keypad(Y, clock, rst, CCR);  
34 UnlockLogic Unlock(UIK, clk, reset, lock);  
35 AlarmLogic AlarmL(FL, clk, rst, alarm);  
36  
37 //Module input/output logic  
38 always@* begin  
39     rst = 0; //Set states to 0 or 1 to stop implied latch  
40     UIK = 0;  
41     FL = 0;  
42     DX = 1;  
43  
44     //Find UIK and FL from keypad input and keypadlogic output as described in general logic  
45     if (keypad[10] == 1) begin  
46         if ({CCR, alarm} == 2'b10)  
47             UIK = 1; //UIK = 1 if enter pressed, code is correct, and alarm is not on  
48         else if (CCR == 0)  
49             FL = 1; //FL = 1 if enter pressed and code is incorrect  
50     end  
51  
52     //find rst from reset and r(r is resetint renamed)  
53     if (reset)  
54         rst = 1; //rst = 1 if reset = 1  
55  
56  
57     if ({keypad[0], keypad[3], keypad[4], keypad[5], keypad[7], keypad[8], keypad[9], keypad[10], keypad[11]} == 9'b000000000)  
58         DX = 0; //DX = 0 if all always incorrect inputs are not on  
59  
60     if (clk) begin  
61         clock = 1; //stop implied latch  
62         if ({DX, Y[0], Y[1]} == 3'b000)  
63             clock = 0; //clock for keypad if clock = 1 and any inputs to keypad are 1  
64     end  
65  
66 end  
67  
68  
69 endmodule
```

Keypad Logic:

```
21 module KeypadLogic(
22     input [1:0] Y,
23     input clock, rst,
24     output reg COR
25 );
26 //Declare localparams for all states
27 localparam SEQ0 = 3'b000;
28 localparam SEQ1 = 3'b001;
29 localparam SEQ2 = 3'b010;
30 localparam SEQ3 = 3'b011;
31 localparam SEQ4 = 3'b100;
32
33 //Signal Declaration
34 reg [2:0] state_reg, state_next; //registers for current and next state
35
36 //State regisster
37 always@(posedge clock, posedge rst) begin
38     if (rst)
39         state_reg <- SEQ0; //reset to SEQ0 state on rst
40     else
41         state_reg <- state_next; //Push next state on clock
42     end
43
44 //Next-state logic
45 always@* begin
46     case(state_reg)
47         SEQ0 : begin
48             case(Y) //State logic for SEQ0 based on input Y[1:0] from state diagram
49                 2'b00 : state_next = SEQ0;
50                 2'b01 : state_next = SEQ0;
51                 2'b10 : state_next = SEQ0;
52                 2'b11 : state_next = SEQ1;
53             endcase
54         end
55         SEQ1 : begin
56             case(Y) //State logic for SEQ1 based on input Y[1:0] from state diagram
57                 2'b00 : state_next = SEQ0;
58                 2'b01 : state_next = SEQ0;
59                 2'b10 : state_next = SEQ2;
60                 2'b11 : state_next = SEQ1;
61             endcase
62         end
63         SEQ2 : begin
64             case(Y) //State logic for SEQ2 based on input Y[1:0] from state diagram
65                 2'b00 : state_next = SEQ0;
66                 2'b01 : state_next = SEQ0;
67                 2'b10 : state_next = SEQ3;
68                 2'b11 : state_next = SEQ1;
69             endcase
70         end
71         SEQ3 : begin
72             case(Y) //State logic for SEQ3 based on input Y[1:0] from state diagram
73                 2'b00 : state_next = SEQ0;
74                 2'b01 : state_next = SEQ4;
75                 2'b10 : state_next = SEQ0;
76                 2'b11 : state_next = SEQ1;
77             endcase
78         end
79         SEQ4 : begin
80             case(Y) //State logic for SEQ4 based on input Y[1:0] from state diagram
81                 2'b00 : state_next = SEQ0;
82                 2'b01 : state_next = SEQ0;
83                 2'b10 : state_next = SEQ0;
84                 2'b11 : state_next = SEQ1;
85             endcase
86         end
87     endcase
88 end
89
90 //Output logic
91 always@* begin
92     COR = 1'b0; //Set COR to 0 to stop inferred latch
93     if (state_reg == SEQ4)
94         COR = 1'b1; //COR only = 1 when in SEQ4 state
95     end
96 endmodule
97
```

Alarm Logic:

```
21 module AlarmLogic(  
22     input F1, clk, rst,  
23     output reg alarm  
24 );  
25  
26 //Declare localparams for all states  
27 localparam FAIL0 = 2'b00;  
28 localparam FAIL1 = 2'b01;  
29 localparam FAIL2 = 2'b10;  
30 localparam ALARM = 2'b11;  
31  
32 //Signal Declaration  
33 reg [1:0] state_reg, state_next;           //registers for current and next state  
34 //State register  
35 always@(posedge clk, posedge rst) begin  
36     if (rst)  
37         state_reg <= FAIL0;                 //reset to FAIL0 state on rst  
38     else  
39         state_reg <= state_next;           //Push next state on clock  
40     end  
41  
42 //Next-state logic  
43 always@* begin  
44     case(state_reg)  
45         FAIL0 : begin  
46             if (F1)                         //Move to FAIL1 state if F1 input is 1 (failed attempt), else stay at FAIL0  
47                 state_next = FAIL1;  
48             else  
49                 state_next = FAIL0;  
50             end  
51         FAIL1 : begin  
52             if (F1)                         //Move to FAIL2 state if F1 input is 1 (failed attempt 2), else stay at FAIL1  
53                 state_next = FAIL2;  
54             else  
55                 state_next = FAIL1;  
56             end  
57         FAIL2 : begin  
58             if (F1)                         //Move to ALARM state if F1 input is 1 (failed attempt 3), else stay at FAIL2  
59                 state_next = ALARM;  
60             else  
61                 state_next = FAIL2;  
62             end  
63         ALARM : state_next = ALARM;         //Stay at ALARM state regardless of input  
64     endcase  
65 end  
66  
67 //Output logic  
68 always@* begin  
69     alarm = 1'b0;                           //Set alarm to 0 to stop inferred latch)  
70     if (state_reg == ALARM)  
71         alarm = 1'b1;                       //alarm only = 1 when in ALARM state  
72 end  
73 endmodule
```

Unlock Logic:

```
21 module UnlockLogic(  
22     input ULK, clk, rst,  
23     output reg lock  
24 );  
25 //Declare localparams for all states  
26 localparam LOCKED = 3'b000;  
27 localparam OPEN0 = 3'b001;  
28 localparam OPEN1 = 3'b010;  
29 localparam OPEN2 = 3'b011;  
30 localparam RESET = 3'b100;  
31 //Signal Declaration  
32 reg [2:0] state_reg, state_next; //registers for current and next state  
33 //State register  
34 always@(posedge clk, posedge rst) begin  
35     if (rst)  
36         state_reg <= LOCKED; //reset to LOCKED state on rst  
37     else  
38         state_reg <= state_next; //Push next state on clock  
39 end  
40  
41 //Next-state logic  
42 always@* begin  
43     case(state_reg)  
44         LOCKED : begin  
45             if(ULK) //Move to OPEN0 state if ULK input is 1, else remain locked  
46                 state_next = OPEN0;  
47             else  
48                 state_next = LOCKED;  
49             end  
50         OPEN0 : state_next = OPEN1; //State OPEN1 after OPEN0 regardless of input  
51         OPEN1 : state_next = OPEN2; //State OPEN2 after OPEN1 regardless of input  
52         OPEN2 : state_next = RESET; //State RESET after OPEN2 regardless of input  
53         RESET : state_next = LOCKED; //State LOCKED after RESET regardless of input  
54     endcase  
55 end  
56  
57 //Output logic  
58 always@* begin  
59     lock = 0; //Set lock to 0 to stop inferred latch)  
60     if (state_reg == RESET)  
61         lock = 1'b1;  
62     if (state_reg == LOCKED)  
63         lock = 1'b1; //lock only = 1 when in LOCKED state  
64     end  
65 endmodule
```

Encoder:

```
module Encoder(  
    input [3:0] A,  
    output reg [1:0] Y  
);  
    always@* begin  
        case(A)  
            4'b0001 : Y = 2'b00; //Encode input A to Y case by case. Default case should not be needed due to design specifications  
            4'b0010 : Y = 2'b01; //but is still included  
            4'b0100 : Y = 2'b10;  
            4'b1000 : Y = 2'b11;  
            default : Y = 2'b00;  
        endcase  
    end  
endmodule
```

Dataflow model:

```
21 module ass2_structural(
22     input reset, clk,
23     input [11:0] keypad,
24     output lock, alarm, COR, Qa, Qb, Qc, Qd, Qe, Qf, Qg, Qh
25 );
26 //Logic Module input wires
27 wire ULK, FL, DX, clock;
28 //Encoder output wires
29 wire Y1, Y0;
30 //JKFF input wires
31 wire Ja, Ka, Jb, Kb, Jc, Kc, Jd, Kd, Je, Ke, Jf, Kf, Jg, Kg;
32 //JKFF output wires
33 wire Qa, QPa, Qb, QPb, Qc, QPc, Qd, QPd, Qe, QPe, Qf, QPf, Qg, QPg, Qh;
34
35
36 //Unlock logic JKFF output
37 assign lock = QPf&QPg;
38 assign resetint = Qf;
39
40 //Logic module input logic
41 assign ULK = keypad[10]&COR&(~alarm);
42 assign FL = keypad[10]&(~COR);
43 assign DX = keypad[0]|keypad[3]|keypad[4]|keypad[5]|keypad[6]|keypad[7]|keypad[8]|keypad[9]|keypad[10]|keypad[11];
44 assign clock = clk&(DX|Y0|Y1);
45
46 //Encoder logic
47 assign Y1 = keypad[1]|keypad[2];
48 assign Y0 = keypad[6]|keypad[1];
49
50 //Keypad logic JKFF input
51 assign Ja = Qb&Qc&(~Y1)&Y0;
52 assign Ka = 1'b1;
53 assign Jb = Qc&Y1&(~Y0);
54 assign Kb = (~Y1)|Y0;
55 assign Jc = (Y1&Y0)|(Qb&Y1);
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75 //Flip flop modules
76 //Flip flops for keypad logic use clock as their clock signal
77 JKFF A(Ja, Ka, clock, reset, Qa, QPa);
78 JKFF B(Jb, Kb, clock, reset, Qb, QPb);
79 JKFF C(Jc, Kc, clock, reset, Qc, QPc);
80
81 //Flip flops for alarm and unlock logic use clk as clock signal
82 JKFF D(Jd, Kd, clk, reset, Qd, QPd);
83 JKFF E(Je, Ke, clk, reset, Qe, QPe);
84
85 JKFF F(Jf, Kf, clk, reset, Qf, QPf);
86 JKFF G(Jg, Kg, clk, reset, Qg, QPg);
87
88
89 endmodule
90
```


J-K-Flip-Flop implementation:

Since our states only change on the positive clock edge, a rising edge JKFF with reset is needed for this design. Below is described a NAND implementation of this JKFF in the dataflow model.

```
21 module JKFF (  
22     input J,K,clk,reset,  
23     output Q,QP  
24 );  
25     wire nand1, nand2, nand3, nand4, nand5, nand6;  
26     //First layer of nands  
27     assign nand1 = ~(QP&J&clk);  
28     assign nand2 = ~(Q&K&clk);  
29     //Second layer of nands  
30     assign nand3 = ~(nand1&nand4);  
31     assign nand4 = ~(nand2&nand3&(~reset));  
32     //Third layer of nands  
33     assign nand5 = ~(nand3&(~clk));  
34     assign nand6 = ~(nand4&(~clk));  
35     //Fourth layer of nands  
36     assign Q = ~(QP&nand5);  
37     assign QP = ~(Q&nand6&(~reset));  
38 endmodule
```

Test Benches:

For this task, I used the same test bench logic to compare my two implementations to ensure both were accurate to the design specifications. All states are tested in both scenarios, but are only shown in the structural model, as I could not display the state registers as output.

Behavioural:

```
25 module ass2_behavioural_tb;
26
27     // Inputs
28     reg reset;
29     reg clk;
30     reg [11:0] keypad;
31
32     // Outputs
33     wire lock;
34     wire alarm;
35
36     // Instantiate the Unit Under Test (UUT)
37     ass2_behavioural uut (
38         .reset(reset),
39         .clk(clk),
40         .keypad(keypad),
41         .lock(lock),
42         .alarm(alarm)
43     );
44
45
46     initial begin
47         // Initialize Inputs and reset keypad to start test
48         reset = 1;
49         clk = 0;
50         keypad = 0;
51         #100;
52         reset = 0;
53         //Test P1: Enter correct code and see if door unlocks properly.
54         #25; clk = 1; #50; clk = 0; #25;
55         keypad[1] = 1; //Input 2
56         #25; clk = 1; #50; clk = 0; #25;
57         keypad[1] = 0; //End input 2
58         #25; clk = 1; #50; clk = 0; #25;
59         keypad[2] = 1; //Input 3
60         #25; clk = 1; #50; clk = 0; #25;
61         keypad[2] = 0; //End input 3
62         #25; clk = 1; #50; clk = 0; #25;
63         keypad[2] = 1; //Input 3
64         #25; clk = 1; #50; clk = 0; #25;
65         keypad[2] = 0; //End input 3
66         #25; clk = 1; #50; clk = 0; #25;
67         keypad[0] = 1; //Input 1
68         #25; clk = 1; #50; clk = 0; #25;
69         keypad[0] = 0; //End input 1. Code is 2331, which is incorrect, so clear is pressed.
70         #25; clk = 1; #50; clk = 0; #25;
71         keypad[11] = 1; //Input clear
72         #25; clk = 1; #50; clk = 0; #25;
73         keypad[11] = 0; //End input clear. Code should be reset.
```

```

74 #25; clk = 1; #50; clk = 0; #25;
75 keypad[1] = 1; //Input 2
76 #25; clk = 1; #50; clk = 0; #25;
77 keypad[1] = 0; //End input 2
78 #25; clk = 1; #50; clk = 0; #25;
79 keypad[2] = 1; //Input 3
80 #25; clk = 1; #50; clk = 0; #25;
81 keypad[2] = 0; //End input 3
82 #25; clk = 1; #50; clk = 0; #25;
83 keypad[2] = 1; //Input 3
84 #25; clk = 1; #50; clk = 0; #25;
85 keypad[2] = 0; //End input 3
86 #25; clk = 1; #50; clk = 0; #25;
87 keypad[6] = 1; //Input 7
88 #25; clk = 1; #50; clk = 0; #25;
89 keypad[6] = 0; //End input 7. Correct code 2337 is now entered
90 #25; clk = 1; #50; clk = 0; #25;
91 keypad[10] = 1; //Enter Input. Door should unlock
92 #25; clk = 1; #50; clk = 0; #25; //Clock cycle 1
93 keypad[10] = 0; //Enter uninput
94 #25; clk = 1; #50; clk = 0; #25; //Clock cycle 2
95 #25; clk = 1; #50; clk = 0; #25; //Clock cycle 3
96 #25; clk = 1; #50; clk = 0; #25; //Clock cycle 4: Door should lock on this clock cycle.
97 #25; clk = 1; #50; clk = 0; #25;
98 #25; clk = 1; #50; clk = 0; #25; //Buffer clock cycles
99 //Test Part 2: Enter three incorrect codes and see if alarm goes off.
100 keypad[10] = 1; //Enter should be incorrect code #1 if the keypad resets after unlock.
101 #25; clk = 1; #50; clk = 0; #25;
102 keypad[10] = 0; //End enter input
103 #25; clk = 1; #50; clk = 0; #25;
104 keypad[3] = 1; //Enter 4
105 #25; clk = 1; #50; clk = 0; #25;
106 keypad[3] = 0;
107 #25; clk = 1; #50; clk = 0; #25;
108 keypad[6] = 1; //Enter 7
109 #25; clk = 1; #50; clk = 0; #25;
110 keypad[6] = 0;
111 #25; clk = 1; #50; clk = 0; #25;
112 keypad[9] = 1; //Enter 0
113 #25; clk = 1; #50; clk = 0; #25;
114 keypad[9] = 0;
115 #25; clk = 1; #50; clk = 0; #25;
116 keypad[0] = 1; //Enter 1. Incorrect code 4701 has been entered
117 #25; clk = 1; #50; clk = 0; #25;
118 keypad[0] = 0;
119 #25; clk = 1; #50; clk = 0; #25;
120 keypad[10] = 1; //Enter Input. Should be incorrect code #2.
121 #25; clk = 1; #50; clk = 0; #25;
122 keypad[10] = 0;

```

```

122 keypad[10] = 0;
123 #25; clk = 1; #50; clk = 0; #25;
124 keypad[1] = 1; //Input 2
125 #25; clk = 1; #50; clk = 0; #25;
126 keypad[1] = 0; //End input 2
127 #25; clk = 1; #50; clk = 0; #25;
128 keypad[2] = 1; //Input 3
129 #25; clk = 1; #50; clk = 0; #25;
130 keypad[2] = 0; //End input 3
131 #25; clk = 1; #50; clk = 0; #25;
132 keypad[2] = 1; //Input 3
133 #25; clk = 1; #50; clk = 0; #25;
134 keypad[2] = 0; //End input 3
135 #25; clk = 1; #50; clk = 0; #25;
136 keypad[6] = 1; //Input 7
137 #25; clk = 1; #50; clk = 0; #25;
138 keypad[6] = 0; //End input 7. Correct code 2337 is now entered
139 #25; clk = 1; #50; clk = 0; #25;
140 keypad[6] = 1; //Input 7
141 #25; clk = 1; #50; clk = 0; #25;
142 keypad[6] = 0; //End input 7. Incorrect code 23377 is now entered
143 #25; clk = 1; #50; clk = 0; #25;
144 keypad[10] = 1; //Enter Input. Should be incorrect code #3. Alarm should go off
145 #25; clk = 1; #50; clk = 0; #25;
146 keypad[10] = 0;
147 //Test Part 3: Enter correct code while alarm is on to see if it can be bypassed
148 #25; clk = 1; #50; clk = 0; #25;
149 keypad[1] = 1; //Input 2
150 #25; clk = 1; #50; clk = 0; #25;
151 keypad[1] = 0; //End input 2
152 #25; clk = 1; #50; clk = 0; #25;
153 keypad[2] = 1; //Input 3
154 #25; clk = 1; #50; clk = 0; #25;
155 keypad[2] = 0; //End input 3
156 #25; clk = 1; #50; clk = 0; #25;
157 keypad[2] = 1; //Input 3
158 #25; clk = 1; #50; clk = 0; #25;
159 keypad[2] = 0; //End input 3
160 #25; clk = 1; #50; clk = 0; #25;
161 keypad[6] = 1; //Input 7
162 #25; clk = 1; #50; clk = 0; #25;
163 keypad[6] = 0; //End input 7. Correct code 2337 is now entered
164 #25; clk = 1; #50; clk = 0; #25;
165 keypad[10] = 1; //Enter Input. Should not turn off alarm.
166 #25; clk = 1; #50; clk = 0; #25;
167 keypad[10] = 0;
168 #25; clk = 1; #50; clk = 0; #25;
169 reset = 1; //Enter Reset. Should turn off alarm.
170 #25; clk = 1; #50; clk = 0; #25;
171 reset = 0;
172
173 // Add stimulus here
174
175 end

```

Structural:


The structural testbench code gives the same inputs but receives more outputs.

```
25 module ass2_structural_tb;
26
27     // Inputs
28     reg reset;
29     reg clk;
30     reg [11:0] keypad;
31
32     // Outputs
33     wire lock;
34     wire alarm;
35     wire Qa;
36     wire Qb;
37     wire Qc;
38     wire Qd;
39     wire Qe;
40     wire Qf;
41     wire Qg;
42
43     // Instantiate the Unit Under Test (UUT)
44     ass2_structural uut (
45         .reset(reset),
46         .clk(clk),
47         .keypad(keypad),
48         .lock(lock),
49         .alarm(alarm),
50         .Qa(Qa),
51         .Qb(Qb),
52         .Qc(Qc),
53         .Qd(Qd),
54         .Qe(Qe),
55         .Qf(Qf),
56         .Qg(Qg)
57     );
58
```


The rest of the code is the same and is thus omitted.

Simulation Results:

Behavioral:



Structural:



We can see from these models that all tests function as expected. Initially, inputting 2,3,3 sets Qb and Qc to 1, indicating the state is SEQ3, and after 1 is pressed, it resets to SEQ0, shown by ABC = 000. Clear also resets to 000. After this, 2,3,3,7 sets ABC to 100, which is SEQ4, indicating the correct code has been entered, and inputting enter correctly unlocks for 3 clock cycles, as shown by Qf and Qg counting to 11(OPEN2) before resetting to 00(LOCKED). After locking again, the first enter press increments Qd,Qe to 01(FAIL1), showing the first incorrect code has been registered. This also applies to the next two incorrect sequences, incrementing to 10(FAIL2) and 11(ALARM), after which pressing enter from the SEQ4 state does not unlock the door or turn off the alarm. The alarm turns off when reset is input, however.

