


#### **SAYAC Datasheet**

#### **Document Version 0.9**

Contributors to all versions of the spec: Professor Zain Navabi, Katayoon Basharkhah and Hanieh Totonchi

SAYAC is a Simple architecture Yet Ample Circuitry that supports 16-bit operations. Despite the limited number of registers in this processor, it can support almost all necessary instructions for performing the vast body of existing applications. SAYAC includes features which make it particularly suitable for the purpose of tutoring and research.

#### **Registers**



## **Instruction Summary**

[15:12]	[11]	[10]	[9]	[8]	[7]	[6]	[5]	[4]	[3:0]	Instruc	Notation
										tion	
0000									eserved		
0001					4			Re	eserved	1	,
0010	(	00	0			ı	rs1		rd	LDR	Rf(rd) <= MEM( Rf(rs1) )
			1								Rf(rd) <= IO( Rf(rs1) )
	(	)1	0			ı	rs1			STR	MEM( Rf(rd) ) <= Rf(rs1)
			1								IO( Rf(rd) ) <= Rf(rs1)
	1	LO	S			ı	rs1			JMR	PC <= PC + Rf(rs1)
											Rf(rd) <= PC + 1, IF s=1
	1	L1			i	mm			rd	JMI	PC<= PC + imm
											rd <= PC + 1
0011		rs2	<u>)</u>			ı	rs1		rd	ANR	$Rf(rd) \le Rf(rs1) AND Rf(rs2)$
0100				im	ım				rd	ANI	rd <= rd AND USE(imm)
0101				im	ım				rd	MSI	rd <= SE(imm)
0110				im	ım				rd	MHL	rd [15:8] <= imm
0111		rs2	)			ı	rs1		rd	SIR	$Rf(rd) \le Rf(rs1) LS \pm Rf(rs2)$
1000		rs2	)			ı	rs1		rd	SAR	$Rf(rd) \le Rf(rs1) AS \pm Rf(rs2)$
1001		rs2	<u>)</u>			ı	rs1		rd	ADR	$Rf(rd) \le Rf(rs1) + Rf(rs2)$
1010		rs2	)			ı	rs1		rd	SUR	$Rf(rd) \le Rf(rs1) - Rf(rs2)$
1011				im	ım				rd	ADI	rd <= rd + SE(imm)
1100				im	ım				rd	SUI	rd <= rd - SE(imm)
1101		rs2	<u>)</u>			ı	rs1		rd	MUL	$Rf(rd) \le Rf(rs1) \times Rf(rs2)$ 'LSB
											$Rf(rd+1) \le Rf(rs1) \times Rf(rs2)$ 'MSB
1110		rs2	<u>)</u>			ı	rs1		rd	DIV	$Rf(rd) \le Rf(rs1) \div Rf(rs2)$ 'Quo
											$Rf(rd+1) \le Rf(rs1) \div Rf(rs2)$ 'Rem
1111	(	00	0			ı	rs1		rs1	CMR	flags <= Cmp( Rf(rs1), Rf(rd) )
			1			imm	1		rs1	CMI	flags <= compare(rs1,SE(imm))
	(	)1	0	fla	ng inte	erpret	ation b	its	rd	BRC	PC <= rd if flag is active
			1	fla	ng inte	erpret	ation b	its	rd	BRR	PC <= PC + rd if flag is active
	1	LO	0		shim				rd	SHI	rd <= rd LS± shim
			1		shim				rd		rd <= rd AS± shim
	1	l1	0	0					rd	NTR	Rf(rd) <= 1sComp( Rf(rs1) )
				1							$Rf(rd) \le 2sComp(Rf(rs1))$
			1	0						NTD	rd <= 1's complement(rd)
				1							rd <= 2's complement(rd)

### **Instruction Set Reference**

The following pages list all SAYAC instruction mnemonics:

#### **Word Formats:**

There are two types of SAYAC instruction word format: I-type, R-type.

## I-Type Instruction:

I-type instruction word format contains an immediate value embedded within the instruction word.

### R-Type Instruction:

R-type instruction word format contains registers for input and results.

### LDR/LDRio

	Opcode Opcode-Extended   0 0 1 0 0 0	Memory/IO	r <sub>s1</sub>				r	r <sub>d</sub>					
0	0	1	0	0	0	0/1							

LdR / LdRio	Load Registered
Instruction	load from memory or I/O peripheral
Operation	$.r_d. \leftarrow [.r_{s1}.] \text{ or } \{.rs_1.\}$
Assembler Syntax	LdR r <sub>d</sub> r <sub>s1</sub>
Example	LdR r3 r2
Description	Loads register r <sub>d</sub> with the desired memory byte at
	the address specified with r <sub>s1</sub> . If Memory/IO bit is
	one, then it bypasses the memory transfer
Instruction Type	R
Instruction Fields	r <sub>s1</sub> = Index of source register
	r <sub>d</sub> = Index of destination register
	Memory/IO= selection bit for memory or I/O
	peripheral

### STR/STRio

Opcode Opcode-Exten   0 0 1 0 0 :				Extended	Memory/IO	r <sub>s1</sub>		r	d		
0	0	1	0	0	1	0/1					

STR / STRio	Store Registered
Instruction	Store to memory or I/O peripheral
Operation	$[.r_{s1}.]$ or $\{.rs_1.\} \leftarrow r_{s1}$
Assembler Syntax	STR r <sub>d</sub> r <sub>s1</sub>
Example	STR r3 r2
Description	Stores register $r_{s1}$ to the memory location specified with $r_d$ . If Memory/IO bit is one, then it bypasses the memory transfer
Instruction Type	R
Instruction Fields	r <sub>s1</sub> = Index of source register r <sub>d</sub> = Index of destination register Memory/IO= selection bit for memory or I/O peripheral

### **JMR**

	Opc	ode		Opcode-	Extended	Save PC	rs	51	$r_{d}$			
0	0	1	0	1	0	S						

JMR	Jump Registered (Unconditional)
Instruction	Jump to address
Operation	$PC \leftarrow PC + .r_{s1}$ .
	$.r_d. \leftarrow PC+1 \text{ if } s=1$
Assembler Syntax	JMR r <sub>d</sub> r <sub>s1</sub>
Example	JMR r3 r2
Description	Transfers execution to the address contained in register $r_{s1}$ relative to the current instruction pointer. Saves the address of the next instruction in register $r_d$ if the Save PC bit (s) equals to 1. This option is used when returning from interrupts and exceptions.
Instruction Type	R
Instruction Fields	r <sub>s1</sub> = Index of source register
	r <sub>d</sub> = Index of destination register
	s= Option for saving PC contents

# JMI

	Opc	ode		Opcode-	Extended		r <sub>d</sub>								
0	0	1	0	1	1										

JMI	Jump Immediate (Unconditional)
Instruction	Jump to immediate address
Operation	PC ← PC + SE"Imm"
	.r <sub>d</sub> . ←PC+1
Assembler Syntax	JMI r <sub>d</sub> Imm
Example	JMI r3 32
Description	Transfers execution to the address contained in immediate value relative to the current instruction pointer and saves the address of the next instruction in register $r_d$ .
Instruction Type	<u> </u>
Instruction Fields	r <sub>d</sub> = Index of destination register
	Imm = 6-bit signed immediate value

### ANR

	Орс	code		r <sub>s1</sub> r <sub>s2</sub>					r <sub>d</sub>				
0	0	1	1										

ANR	AND Registered
Instruction	Logical AND operation
Operation	$.r_d. \leftarrow .r_{s1}. \text{ AND } .r_{s2}.$
Assembler Syntax	ANR r <sub>d</sub> r <sub>s1</sub> r <sub>s2</sub>
Example	ANR r5 r3 r2
Description	Calculates the bitwise logical AND of $r_{s1}$ and rs2 and stores the result in $r_d$ .
Instruction Type	R
Instruction Fields	$r_{s1}$ = Index of source1 register $r_{s2}$ = Index of source2 register $r_{d}$ = Index of destination register

### ANI

	Opc	ode			lmm	[7:0]		$r_d$			
0	1	0	0								

ANI	AND Immediate
Instruction	Logical AND operation
Operation	.r <sub>d</sub> . ← .r <sub>d</sub> . USE"Imm"
Assembler Syntax	ANI r <sub>d</sub> Imm
Example	ANI r5 250
Description	Calculates the bitwise logical AND of $r_d$ and 16-bit concatenated Immediate value, ((0x00) & Imm), and stores the result in $r_d$ .
Instruction Type	R
Instruction Fields	r <sub>d</sub> = Index of destination register
	Imm = 8-bit unsigned immediate value

### MSI

	Орс	ode			lmm	[7:0]		r <sub>d</sub>			
0	1	0	1								

MSI	Move Signed Immediate
Instruction	Move low sign extended immediate to register
Operation	.r <sub>d</sub> . ← SE"Imm"
Assembler Syntax	MSI r <sub>d</sub> Imm
Example	MSI r5 100

Writes the immediate value, Imm, into the low
halfword of r <sub>d</sub> , and sign extends the higher
halfword of r <sub>d</sub> .
Writes the singed extention of the immediate
value, Imm, into r <sub>d</sub> .
l
r <sub>d</sub> = Index of destination register
Imm = 8-bit unsigned immediate value

### МНІ

	Орс	ode		Imm[7:0]								r <sub>d</sub>			
0	1	1	0												

МНІ	Move High Immediate
Instruction	Move high immediate to register
Operation	.r <sub>d</sub> .′MSB ← Imm
Assembler Syntax	MHI r <sub>d</sub> Imm
Example	MHI r5 100
Description	Writes the immediate value, Imm, into the high
	halfword of $r_d$ keeping its low halfword.
Instruction Type	I
Instruction Fields	r <sub>d</sub> = Index of destination register
	Imm = 8-bit unsigned immediate value

### SLR

	Opcode			r <sub>s1</sub>				r	s2	$r_{d}$			
0	1	1	1										

SLR	Shift Logical Registered
Instruction	Logical Left/Right shift
Operation	$.r_{d}$ . $\leftarrow .r_{s1}$ . $<< (\pm .r_{s2}.[4:0])$
Assembler Syntax	SLR r <sub>d</sub> r <sub>s1</sub> r <sub>s2</sub>
Example	SLR $r_5$ $r_2$ $r_3$
Description	Shifts $r_{s1}$ by the number of bits specified in $r_{s2}[4:0][3:0]$ and then stores the result in $r_d$ . Based on the sign of $r_{s2}$ [4:0] left (-) or right (+) will be performed.
Instruction Type	R
Instruction Fields	$r_d$ = Index of destination register
	r <sub>s1</sub> = Index of source1 register
	r <sub>s2</sub> = Index of source2 register

### SAR

	Opc	ode		r <sub>s1</sub>				r,	s2		r	d	
1	0	0	0										

SAR	Shift Arithmetic Registered
Instruction	Arithmetic Left/Right shift
Operation	$.r_{d}. \leftarrow .r_{s1}. <<< (\pm .r_{s2}.[4:0])$
Assembler Syntax	SAR r <sub>d</sub> r <sub>s1</sub> r <sub>s2</sub>
Example	SAR $r_5$ $r_2$ $r_3$
Description	Shifts $r_{s1}$ by the number of bits specified in $r_{s2}$ [4:0][3:0] and then stores the result in $r_{d}$ . Based on the sign of $r_{s2}$ [4:0] left (-) or right (+) will be performed.
Instruction Type	R
Instruction Fields	$r_d$ = Index of destination register $r_{s1}$ = Index of source1 register $r_{s2}$ = Index of source2 register

### ADD

	Opc	ode		$r_{s1}$				r	s2	$r_d$				
1	0	0	1											

ADD	Add Registered
Instruction	Adding two registers
Operation	$.r_d. \leftarrow .r_{s1}. + .r_{s2}.$
Assembler Syntax	ADD r <sub>d</sub> r <sub>s1</sub> r <sub>s2</sub>
Example	ADD $r_5 r_2 r_3$
Description	Calculates the sum of r <sub>s1</sub> and r <sub>s2</sub> . Stores the result
	in r <sub>d</sub> . Used for unsigned addition.
Instruction Type	R
Instruction Fields	r <sub>d</sub> = Index of destination register
	r <sub>s1</sub> = Index of source1 register
	r <sub>s2</sub> = Index of source2 register

### SUB

Opcode				r <sub>s1</sub>				r,	s2	r <sub>d</sub>			
1	0	1	0										

SUB	SUB Registered
Instruction	Subtracting two registers
Operation	$.r_d$ . $\leftarrow$ $.r_{s1}$ . $ .r_{s2}$ .
Assembler Syntax	SUB r <sub>d</sub> r <sub>s1</sub> r <sub>s2</sub>
Example	SUB r <sub>5</sub> r <sub>2</sub> r <sub>3</sub>

Description	Subtract $r_{s2}$ from $r_{s1}$ and store the result in $r_d$ . Used
	for unsigned subtraction.
Instruction Type	R
Instruction Fields	r <sub>d</sub> = Index of destination register
	r <sub>s1</sub> = Index of source1 register
	r <sub>s2</sub> = Index of source2 register

### ADI

Opcode				Imm[7:0]								$r_{d}$			
1 0 1 1			1												

ADI	ADD Immediate
Instruction	Adding Immediate to register
Operation	$.r_d$ . ← $.r_d$ . + SE"Imm"
Assembler Syntax	ADI r <sub>d</sub> Imm
Example	ADI r₅ 150
Description	Sign-extends the 8-bit immediate value and adds
	it to the value of $r_d$ . Stores the sum in $r_d$ .
Instruction Type	I
Instruction Fields	r <sub>d</sub> = Index of destination register
	Imm = 8-bit unsigned immediate value

## SUI

	Орс	ode		Imm[7:0]							$r_d$				
1	1	0	0												

SUI	SUB Immediate
Instruction	Subtracting Immediate from register
Operation	.r <sub>d</sub> . ← .r <sub>d</sub> . – SE"Imm"
Assembler Syntax	SUI r <sub>d</sub> Imm
Example	SUI r₅ 150
Description	Sign-extends the 8-bit immediate value and subtracts it from the value of $r_d$ . Stores the result
	in r <sub>d</sub> .
Instruction Type	1
Instruction Fields	r <sub>d</sub> = Index of destination register
	Imm = 8-bit unsigned immediate value

### MUL

Opcode				r <sub>s1</sub>				r,	s2	r <sub>d</sub>			
1	1	0	1										

MUL	Multiply Registered
Instruction	Multiplying two registers
Operation	.r <sub>d</sub> . ← .r <sub>s1</sub> .* .r <sub>s2</sub> . 'LSB
	$.r_d+1. \leftarrow .r_{s1}.*.r_{s2}.$ 'MSB
Assembler Syntax	MUL r <sub>d</sub> r <sub>s1</sub> r <sub>s2</sub>
Example	MUL r <sub>5</sub> r <sub>3</sub> r <sub>2</sub>
Description	Multiplies r <sub>s1</sub> times r <sub>s2</sub> and stores the 16 low-order
	bits of the product to $r_d$ and the high-order bits of
	the product to $r_d+1$ .
Instruction Type	R
Instruction Fields	r <sub>d</sub> = Index of destination register
	r <sub>s1</sub> = Index of source1 register
	r <sub>s2</sub> = Index of source2 register

### DIV

Opcode				r	s1	$r_{s2}$				r <sub>d</sub>			
1	1	1	0										

DIV	Divide Registered
Instruction	Dividing two registers
Operation	.r <sub>d</sub> . ← .r <sub>s1</sub> . ÷ .r <sub>s2</sub> . 'Quo
	.r <sub>d+</sub> 1. ← .r <sub>s1</sub> . ÷ .r <sub>s2</sub> . 'Rem
Assembler Syntax	DIV r <sub>d</sub> r <sub>s1</sub> r <sub>s2</sub>
Example	DIV r <sub>5</sub> r <sub>3</sub> r <sub>2</sub>
Description	Divides r <sub>s1</sub> by r <sub>s2</sub> and then stores the integer
	portion of the resulting quotient to $r_{\text{d}}$ and the
	resulting remainder to r <sub>d</sub> +1.
Instruction Type	R
Instruction Fields	r <sub>d</sub> = Index of destination register
	r <sub>s1</sub> = Index of source1 register
	r <sub>s2</sub> = Index of source2 register

### CMR

	Opc	ode		Op	code-Exten	ded	r	52	r	s1	
1	1	1	1	0	0	0					

CMR	Compare Registered
Instruction	Comparing two registers
Operation	If $(.r_{s2}. > .r_{s1}.)$ then G $\leftarrow$ 1
	If $(.r_{s2. < .}r_{s1}.)$ then L $\leftarrow$ 1
	If $(.r_{s2}. = .r_{s1}.)$ then $E \leftarrow 1$
Assembler Syntax	$CMR r_{s1}r_{s2}$
Example	CMR r <sub>3</sub> r <sub>2</sub>
Description	Compares r <sub>s1</sub> and r <sub>s2</sub> and stores the comparison
	result in the corresponding flags
Instruction Type	R
Instruction Fields	r <sub>s1</sub> = Index of source1 register
	r <sub>s2</sub> = Index of source2 register

### ANI

Opcode				Оро	code-Exte	Imm[4:0]					r <sub>s1</sub>				
1	1	1	1	0	0	1									

CMI	Compare Immediate
Instruction	Comparing two registers
Operation	If (SE"Imm" > $r_{s1}$ ) then G $\leftarrow$ 1
	If (SE"Imm" $< r_{s1}$ ) then L $\leftarrow$ 1
	If (SE"Imm" = $r_{s1}$ ) then E $\leftarrow$ 1
Assembler Syntax	CMI Imm r <sub>s1</sub>
Example	CMI 30 r <sub>2</sub>
Description	Sign-extends the 5-bit immediate value to 16 bits
	and compares it to the value of rs <sub>1</sub> and stores the
	comparison result in the corresponding flags.
Instruction Type	I
Instruction Fields	r <sub>s1</sub> = Index of source1 register
	Imm = 5-bit unsigned immediate value

### BRC

	Opcode				code-Exte	FIB					r <sub>d</sub>				
1	1	1	1	0	1	0									

BRC	Branch Conditional
Instruction	Branch Registered with Condition
Operation	If (FIB) then PC $\leftarrow$ .r <sub>d</sub> .
Assembler Syntax	BRC FIB r <sub>d</sub>
Example	BRC 0x01 r <sub>2</sub>
Description	If Flag Interpretation Bits (FIB) are true, then transfers program control to the instruction at the address specified by register $r_d$
Instruction Type	R
Instruction Fields	r <sub>d</sub> = Index of destination register
	FIB = 5-bit compare flag interpretation bits

### BRR

	Opcode				code-Exte	FIB					$r_{d}$				
1	1	1	1	0	1	1									

BRR	Branch Conditional Relative
Instruction	Branch Registered Relative with Condition
Operation	If (FIB) then PC $\leftarrow$ PC + .r <sub>d</sub> .
Assembler Syntax	BRR FIB r <sub>d</sub>
Example	BRR 0x01 r <sub>2</sub>
Description	If Flag Interpretation Bits (FIB) are true, then
	transfers program control to the instruction to
	the address contained in register $r_d$ relative to the
	current instruction pointer.
Instruction Type	R
Instruction Fields	r <sub>d</sub> = Index of destination register
	FIB = 5-bit compare flag interpretation bits

### SHI

	Opcode				Extended	LA	shim[4:0]				$r_d$			
1	1	1	1	1	0	0/1								

SHI	Shift Arithmetic/Logical Immediate
Instruction	Arithmetic Logical shift with immediate
Operation	$.r_d. \leftarrow .r_d. << (\pm \text{ shim}) \text{ if } (LA=0)$
	$.r_d. \leftarrow .r_d. <<< (\pm shim) if (LA=1)$
Assembler Syntax	SAR r <sub>d</sub> r <sub>s1</sub> r <sub>s2</sub>
Example	SAR $r_5 r_2 r_3$
Description	Shifts $r_d$ by the number of bits specified in shim and then stores the result in $r_d$ . Based on the sign of shim left (-) or right (+) will be performed. If the value of LA equals to zero and one, logical and
	arithmetic shift is done respectively.
Instruction Type	1
Instruction Fields	r <sub>d</sub> = Index of destination register
	shim=5-bit immediate value for shift

### NTR

	Opcode				de-Exte	ended	1/2C	r <sub>s1</sub>				r <sub>d</sub>			
1	1	1	1	1	1	0	0/1								

NTR	Not Registered
Instruction	Logical NOT
Operation	$.r_d$ . $\leftarrow$ 1's complement ( $.r_{s1}$ .) if (1/2C=0)
	$.r_d$ . $\leftarrow$ 2's complement ( $.r_{s1}$ .) if (1/2C=1)
Assembler Syntax	NTR r <sub>d</sub> r <sub>s1</sub>
Example	NTR r <sub>5</sub> r <sub>2</sub>
Description	Based on the value of 1/2C being 0 and 1,
	calculates 1's and 2's complement of register r <sub>s1</sub>
	respectively and stores the value in register r <sub>d</sub>
Instruction Type	R
Instruction Fields	r <sub>d</sub> = Index of destination register
	r <sub>s1</sub> = Index of source register
	1/2C=Selection between 1's and 2's complement

### NTD

Opcode				Opco	de-Exte	ended	1/2C	r <sub>d</sub>		
1	1	1	1	1	1	1	0/1			

NTD	Not Registered
Instruction	Logical NOT
Operation	$.r_d$ . $\leftarrow$ 1's complement $(.r_d)$ if $(1/2C=0)$
	$.r_d$ . $\leftarrow$ 2's complement $(.r_d)$ if $(1/2C=1)$
Assembler Syntax	NTD r <sub>d</sub>
Example	NTD r <sub>5</sub>
Description	Based on the value of 1/2C being 0 and 1,
	calculates 1's and 2's complement of register $r_{\text{d}}$
	respectively and stores the value in register $r_{\text{d}}$
Instruction Type	R
Instruction Fields	r <sub>d</sub> = Index of destination register
	1/2C=Selection between 1's and 2's complement