Spring 2025 Operating Systems

CSSE 332 -- OPERATING SYSTEMS

Multi-level Page Tables

| | Name: |
|--------------|---|
| | |
| | |
| and 16-bit P | O points) Based on our discussion of a two-level page table with 16-bits addr TEs, draw how the following address would be used to lookup the correspor ress: 0x3D0B. |
| Make sure to | show your offset inside each page. Assume that the address of the first level dy provided in the appropriate register. |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |

Thu Apr 03 2025 Page 1 of 2

Spring 2025 Operating Systems

| | on 4. Assume we are dealing with 4 KB pages in RISC-V with the address breakdow |
|-----|--|
| | Question 2. Answer the following questions. (5 points) How many page table entries (PTFs) does each page of the page table contain |
| (a) | (5 points) How many page table entries (PTEs) does each page of the page table contain |
| (b) | (5 points) Given that, how wide if a PTE? |
| | |
| (c) | (5 points) Describe the breakdown of a PTE into its corresponding constituents. |
| | on 5. (10 points) Please write down two sentences describing two new things that you need in this session. |
| | |
| | |
| | |
| | on 6. (10 points) Please write down two things that you are still not very clear about, of questions that you might have that the session did not go over or did not cover well. |
| | on 6. (10 points) Please write down two things that you are still not very clear about, of questions that you might have that the session did not go over or did not cover well. |

Thu Apr $03\ 2025$ Page 2 of 2