Summer 2025 Operating Systems

CSSE 332 -- OPERATING SYSTEMS

Multi-level Page Tables

	Name:
ar	ion 1. (10 points) Based on our discussion of a two-level page table with 16-bits address d 16-bit PTEs, draw how the following address would be used to lookup the corresponding to the latest account.
Μ	vsical address: 0x3D0B. ke sure to show your offset inside each page. Assume that the address of the first level page is already provided in the appropriate register.
ta [ele is already provided in the appropriate register.
le	ion 2. (5 points) Describe the RISC-V organization of a 64-bit address to support mule page tables. Make sure to label each section of the address with its use in the addressial installation.
636	61605958575655545352515049484746454443424140393837363534333231302928272625242322212019181716151413121110 9 8 7 6 5 4 3

Summer 2025 Operating Systems

Question 3 . (5 points) In RISC-V, the address of the first level page table for every running process is stored in the register.		
	4. Assume we are dealing with 4 KB pages in RISC-V with the address breakdown Question 2. Answer the following questions.	
(a) (5	5 points) How many page table entries (PTEs) does each page of the page table contain?	
(b) (5	5 points) Given that, how wide if a PTE?	
(c) (5	5 points) Describe the breakdown of a PTE into its corresponding constituents.	