


# Pipeline RISC-V Processor

Yanjie Xu 71002946

March 24, 2018

## 1 Introduction

### 1.1 block diagram



### 1.2 Block Brief Explanation

The pipeline datapath used the same modules which used in the single cycle processor datapath. In addition, the pipeline design added multiple registers which help store instructions information, forwarding unit and hazard detection unit

**IF/ID, ID/EX, EX/MEM, MEM/WB Registers**



Critical Path Slack: 1.09  
Critical Path Clk Period: 4.00  
Total Negative Slack: 0.00  
No. of Violating Paths: 0.00  
Worst Hold Violation: 0.00  
Total Hold Violation: 0.00  
No. of Hold Violations: 0.00

---

## 3.2 Area

Area —————  
Combinational Area: 9181.460322  
Noncombinational Area: 8054.586054  
Buf/Inv Area: 653.658370  
Total Buffer Area: 292.27  
Total Inverter Area: 361.39  
Macro/Black Box Area: 0.000000  
Net Area: 6129.390179

---

Cell Area: 17236.046377  
Design Area: 23365.436556

# 4 Single Cycle Synthesis Report

## 4.1 Critical Path

Timing Path Group 'clk'

---

Levels of Logic: 19.00  
Critical Path Length: 5.70  
Critical Path Slack: -3.72  
Critical Path Clk Period: 4.00  
Total Negative Slack: -59235.94  
No. of Violating Paths: 17417.00

Worst Hold Violation: 0.00  
Total Hold Violation: 0.00  
No. of Hold Violations: 0.00

---

## 4.2 Area

Area

---

Combinational Area: 92205.985047  
Noncombinational Area:  
115263.711104  
Buf/Inv Area: 5812.273369  
Total Buffer Area: 2657.84  
Total Inverter Area: 3154.44  
Macro/Black Box Area: 0.000000  
Net Area: 160072.172072

---

Cell Area: 207469.696151  
Design Area: 367541.868223

## 5 Pipeline and Single cycle processor Comparison and Discussion

From the above chart we can see that:

1. The pipeline design eliminated most of the negative critical path slack and push the critical path slack to 1.09.
2. The pipeline design shortens the critical path length from 5.70 to 2.90 cycle.
3. The area used in pipeline design is significantly smaller than the area in the single. The design area in single cycle is 367541.868223 and the cell area is 207469.696151. 23365.436556The design area in pipeline design is

17236.046377 and the cell area is 23365.436556

In conclusion, the pipeline design reduced the slack, increased the clock speed, shorted the critical path length, and reduced the design area. 23365.436556