

1. An npn transistor has a maximum operable frequency (f_{\max}) of 5 GHz, and the ratio of its alpha cutoff frequency (f_{α}) to unity gain cutoff frequency (f_T) is 1.01.

a) The transistor needs to be biased such that the following performance requirements are met:

* The small-signal output resistance (r_o) is 100 k Ω

* The common-emitter current gain (β) is 10 at a frequency of 100 MHz

Determine the required bias point (I_{CQ} , V_{CEQ}). Assume that the base-collector junction is linearly graded with a built-in potential of 0.7 V. Data: $I_S = 14$ fA, $V_A = 100$ V, $C_{je0} = 2$ pF, $C_{\mu0} = 1.5$ pF. **13**

b) Now, keeping I_{CQ} constant, if V_{CE} is increased beyond V_{CEQ} , state with clear justification whether the value of β (at 100 MHz) would increase or decrease from its design value of 10. **2**

$$a) f_{\max} = \frac{1}{2\pi \tau_F} \Rightarrow \tau_F = \frac{1}{2\pi f_{\max}} = \frac{1}{2\pi \times 5 \times 10^9} = \boxed{31.83 \text{ ps}}$$

$$f_{\alpha} = (\beta_0 + 1) f_{\beta} \quad \& \quad f_T = \beta_0 f_{\beta} \Rightarrow \frac{f_{\alpha}}{f_T} = \frac{\beta_0 + 1}{\beta_0} = 1 + \frac{1}{\beta_0} = 1.01 \Rightarrow \boxed{\beta_0 = 100}$$

$$r_o = \frac{V_A}{I_{CQ}} = 100 \text{ k}\Omega \Rightarrow I_{CQ} = \frac{V_A}{100 \text{ k}\Omega} = \frac{100 \text{ V}}{100 \text{ k}\Omega} = \boxed{1 \text{ mA}} \leftarrow$$

$$I_{CQ} = I_S e^{V_{BEQ}/V_T} \Rightarrow V_{BEQ} = V_T \ln \frac{I_{CQ}}{I_S} = (26 \text{ mV}) \times \ln \frac{1 \text{ mA}}{14 \text{ fA}} = \boxed{0.65 \text{ V}}$$

At $f = 100$ MHz, β has dropped to 10 ($\ll \beta_0$ of 100)

$$\Rightarrow f_{\beta} = \frac{\beta f}{\beta_0} = \frac{10 \times 100 \text{ MHz}}{100} = \boxed{10 \text{ MHz}} \Rightarrow f_T = \beta_0 f_{\beta} = \boxed{1 \text{ GHz}}$$

$$C_{je} = 2 C_{je0} = \boxed{4 \text{ pF}} \quad g_m \tau_F = \frac{I_{CQ}}{V_T} \times \tau_F = \frac{1 \text{ mA}}{26 \text{ mV}} \times 31.83 \text{ ps} = \boxed{1.22 \text{ pF}}$$

$$\Rightarrow C_{\pi} = C_{je} + g_m \tau_F = \boxed{5.22 \text{ pF}}$$

$$f_T = \frac{g_m}{2\pi (C_{\pi} + C_{\mu})} \Rightarrow C_{\mu} = \frac{g_m}{2\pi f_T} - C_{\pi} = \frac{1}{26} \times \frac{1}{2\pi \times 10^9} - 5.22 \text{ pF} = \boxed{0.9 \text{ pF}}$$

$$C_{\mu} = \frac{C_{\mu0}}{\left(1 - \frac{V_{BCQ}}{V_0}\right)^m} \quad \text{with } m = \frac{1}{3} \quad (\text{linearly graded jn.})$$

$$\Rightarrow \left(1 - \frac{V_{BCQ}}{V_0}\right) = \left(\frac{C_{\mu0}}{C_{\mu}}\right)^{1/m} = \left(\frac{1.5 \text{ pF}}{0.9 \text{ pF}}\right)^3 = \underline{4.63} \Rightarrow V_{BCQ} = \boxed{-2.54 \text{ V}}$$

$$\Rightarrow V_{CEQ} = V_{BEQ} - V_{BCQ} = 0.65 - (-2.54) = \boxed{3.19 \text{ V}} \leftarrow$$

$$\text{Reqd. bias pt. } I_{CQ} = \underline{1 \text{ mA}} \quad V_{CEQ} = \underline{3.19 \text{ V}}$$

b) I_{CQ} const $\Rightarrow g_m$ const. $V_{CEQ} \uparrow \Rightarrow V_{BCQ} \uparrow \Rightarrow \text{CB jn. getting more rev. biased}$

$$\Rightarrow C_{\mu} \downarrow \Rightarrow f_T \uparrow \Rightarrow f_{\beta} \uparrow \Rightarrow \beta \uparrow \Rightarrow \boxed{\beta \text{ would increase}}$$

2. An n-channel MOSFET is operated with its source tied at -1 V (minus 1 V).

- Determine the body voltage (V_B) that would make it operate with a body factor (χ) of 0.1. 2
- Now, with the value of V_B calculated in part a), but with small-signal $v_{bs} = 0$, the device is desired to have a transconductance (g_m) of $100 \mu\text{A/V}$ and a unity gain cutoff frequency (f_T) of 1 GHz, at a gate voltage (V_G) of 1 V. Determine the required values (in μm) of channel length and width (L and W respectively) that would ensure this. Neglect gate-source and gate-drain overlap capacitances. 9
- In order to achieve the performance specifications given in part b), calculate the *minimum* required value of the drain voltage (V_D). What is the power dissipation of the device under this condition? 4

Data: $V_{TNO} = 1$ V, $k'_N = 40 \mu\text{A/V}^2$, $\gamma = 0.4 \text{ V}^{1/2}$, $2\phi_F = 0.6$ V, $\mu_n = 400 \text{ cm}^2/\text{V}\cdot\text{s}$, $\lambda \rightarrow 0$.

$$a) \chi = \frac{\gamma}{2\sqrt{2\phi_F - V_{BS}}} = 0.1 \Rightarrow \frac{0.4}{2\sqrt{0.6 - V_{BS}}} = 0.1 \Rightarrow V_{BS} = \underline{\underline{-3.4 \text{ V}}}$$

$$\Rightarrow V_B = -3.4 + V_S = \underline{\underline{-4.4 \text{ V}}} \quad (\because V_S = -1 \text{ V})$$

$$b) V_{TN} = V_{TNO} + \gamma (\sqrt{2\phi_F + V_{SB}} - \sqrt{2\phi_F}) = 1 + 0.4 (\sqrt{0.6 + 3.4} - \sqrt{0.6}) = \underline{\underline{1.49 \text{ V}}}$$

$$V_{GS} = V_G - V_S = \underline{\underline{2 \text{ V}}} \Rightarrow V_{GT} = V_{GS} - V_{TN} = \underline{\underline{0.51 \text{ V}}}$$

$$g_m = k'_n \frac{W}{L} V_{GT} = 100 \mu\text{A/V} \Rightarrow \frac{W}{L} = \frac{100}{40 \times 0.51} = \underline{\underline{4.9}}$$

$$C_{gs0}, C_{gd0} \text{ neglected. } C_{ox}' = \frac{k'_n}{\mu_n} = \frac{40 \mu\text{A/V}^2}{400 \text{ cm}^2/\text{V}\cdot\text{s}} = \underline{\underline{10^{-7} \text{ F/cm}^2}}$$

$$f_T = \frac{g_m}{2\pi C_{gs}} \quad \because C_{gd} = 0 \quad \& \quad C_{gs} = C_{gsi} = \frac{2}{3} WL C_{ox}' \quad (\text{assumed saturated})$$

$$\Rightarrow C_{gs} = \frac{100 \mu\text{A/V}}{2\pi \times 1 \text{ GHz}} = \underline{\underline{15.92 \text{ fF}}} \Rightarrow WL = \frac{15.92 \text{ fF} \times 3}{2 \times 10^{-7} \text{ F/cm}^2} = \underline{\underline{2.39 \times 10^{-7} \text{ cm}^2}}$$

$$\text{Also, } W = 4.9L \Rightarrow 4.9L^2 = 2.39 \times 10^{-7} \Rightarrow L = \underline{\underline{2.2 \times 10^{-4} \text{ cm}}} = \underline{\underline{2.2 \mu\text{m}}}$$

$$\& \quad W = 4.9L = \underline{\underline{10.8 \mu\text{m}}}$$

c) Obviously, all the above calculations are based on the assumption that the MOSFET is operating in the saturation region.

$$\therefore V_{DS}|_{\min} = V_{DS,sat} = \Delta V = V_{GT} = \underline{\underline{0.51 \text{ V}}} \Rightarrow V_D = 0.51 + V_S = \underline{\underline{-0.49 \text{ V}}}$$

$$\text{Corresponding } I_D = \frac{k'_n}{2} \frac{W}{L} V_{GT}^2 = \frac{40}{2} \times 4.9 \times 0.51^2 = \underline{\underline{25.5 \mu\text{A}}}$$

$$\& \text{ Device Power Dissipation} = V_{DS} \times I_D = 0.51 \text{ V} \times 25.5 \mu\text{A} = \underline{\underline{13 \mu\text{W}}}$$


3. The circuit shown in the figure is a BiMOS (combination of bipolar and MOS) cascode current source. Transistors Q_1 and Q_4 are perfectly matched, and so are the transistors M_2 and M_3 . Data: M_2-M_3 : $V_{TN0} = 0.7 \text{ V}$, $k'_N = 40 \mu\text{A/V}^2$, and $dX_d/dV_{DS} = 0.05 \mu\text{m/V}$ (but $\lambda V_{DS} \ll 1$), neglect body effect; Q_1-Q_4 : $V_A = 50 \text{ V}$ (but $V_{CE}/V_A \ll 1$), neglect base currents. Assume the current source I_{REF} to be ideal.

a) Clearly draw the ac small-signal equivalent of the circuit, and show that the output resistance (R_0) can be expressed as $R_0 \approx g_{m2}r_{02}r_{01}$, where all notations carry their usual meanings.

b) Design the values of the width and length (W and L respectively) of M_2 (and thus of M_3) to satisfy the following performance requirements:

i) At $V_0 = V_{0(\min)} = 0.9 \text{ V}$, I_0 must be $10 \mu\text{A}$, and


ii) I_0 must not increase by more than 0.0625% (of $10 \mu\text{A}$) for a 5 V increase in V_0 beyond $V_{0(\min)}$.



5

10

a) ac small-signal eqv.



$$i_t = -g_{m2}v_x + \frac{v_t - v_x}{r_{o2}}$$

$$\text{with } v_x = i_t r_{o1}$$

$$\Rightarrow R_0 = \frac{v_t}{i_t} = r_{o2}(1 + g_{m2}r_{o1})$$

$$\approx \underline{\underline{g_{m2}r_{o2}r_{o1}}} \text{ (shown)}$$

No source $\Rightarrow v_1 = 0 \Rightarrow g_{m1}v_1 = 0$, & $v_{gs2} = -v_x$

b) $V_{C4} = 0.7 \text{ V}$ ($\because V_{BE4} = 0.7 \text{ V}$) $\Rightarrow V_{C1} = 0.7 \text{ V}$ (by symmetry)

$\therefore V_{0, \min} = V_{C1} + \Delta V_2 = 0.9 \text{ V} \Rightarrow \Delta V_2 = 0.2 \text{ V}$

$$I_0 = \frac{k_n'}{2} \left(\frac{W}{L}\right)_2 (\Delta V_2)^2 = 10 \mu\text{A} \Rightarrow \left(\frac{W}{L}\right)_2 = \underline{\underline{12.5}}$$

$$R_0 = \frac{\Delta V_0}{\Delta I_0} = \frac{5 \text{ V}}{0.0625\% \text{ of } 10 \mu\text{A}} = \frac{5 \text{ V}}{6.25 \text{ nA}} = \underline{\underline{800 \text{ M}\Omega}}$$

$$g_{m2} = \sqrt{2k_n' \left(\frac{W}{L}\right)_2 I_0} = 10^{-4} \text{ S} \quad r_{o1} = \frac{V_{A1}}{I_0} = 5 \text{ M}\Omega$$


$$\& r_{o2} = \frac{R_0}{g_{m2}r_{o1}} = \frac{800 \text{ M}\Omega}{10^{-4} \text{ S} \times 5 \text{ M}\Omega} = 1.6 \text{ M}\Omega = \frac{1}{\lambda I_0} \Rightarrow \boxed{\lambda = 0.0625 \text{ V}^{-1}}$$

$$\text{Also, } \lambda = \frac{1}{L_2} \frac{dX_d}{dV_{DS}} \Rightarrow L_2 = \frac{1}{\lambda} \frac{dX_d}{dV_{DS}} = \frac{1}{0.0625} \times 0.05 = 0.8 \mu\text{m}$$

$$\Rightarrow W_2 = 12.5 \times L_2 = 10 \mu\text{m} \Rightarrow \boxed{L_2 = L_3 = 0.8 \mu\text{m} \& W_2 = W_3 = 10 \mu\text{m}}$$

4. The NMOS voltage reference shown in the figure, is required to produce reference voltages V_{01} and V_{02} of -0.8 V and 0.3 V respectively. Data: $MFS = 0.5 \mu m$, $k'_N = 40 \mu A/V^2$, $V_{TN0} = 0.7$ V, $\gamma = 0.4$ V^{1/2}, $2\phi_F = 0.6$ V, and neglect channel length modulation effect.

- Which of the three transistors (M_1 - M_3) would you pick to be the minimum-sized unit transistor in order to produce the least dc power dissipation in the circuit? You have to justify your answer quantitatively. Calculate this minimum dc power.
- Based on the scheme chosen in a), determine the W and L for each of the transistors, and compute the total area of the circuit (attempt should be made to reduce this area as much as possible).
- Neglecting body effect in the ac analysis, calculate the output resistance (R_0) of the voltage reference V_{02} .
- Now, in part c), if body effect were included, how would the result change? No calculation necessary, mere explanation will suffice.



a) Dual Supply Circuit \Rightarrow All Bodies Connected to the most -ve supply ($V_{SS} = -2$ V).
 $V_{BS1} = 0$ $V_{GS1} = V_{01} - V_{SS} = -0.8 - (-2) = 1.2$ V $V_{TN1} = V_{TN0} = 0.7$ V $\Rightarrow \Delta V_1 = 0.5$ V
 $V_{BS2} = V_{B2} - V_{S2} = (-2) - (-0.8) = -1.2$ V $V_{TN2} = V_{TN0} + \gamma (\sqrt{2\phi_F - V_{BS2}} - \sqrt{2\phi_F}) = 0.927$ V
 $V_{GS2} = V_{G2} - V_{S2} = 0.3 - (-0.8) = 1.1$ V $\Delta V_2 = 0.173$ V
 $V_{GS3} = V_{G3} - V_{S3} = -2 - 0.3 = -2.3$ V $V_{TN3} = 1.07$ V $V_{GS3} = 1.7$ V $\Delta V_3 = 0.63$ V
 $\therefore \Delta V_2$ is minimum, \therefore pick M_2 as the min. sized unit transistor to produce least dc power dissipation in the circuit.

$$\Rightarrow I_0 = \frac{K_n'}{2} \left(\frac{W}{L}\right)_2 \Delta V_2^2 = \frac{40}{2} \times 1 \times 0.173^2 = 0.6 \mu A \quad \& \quad P_{DC} = (V_{DD} + |V_{SS}|) \times I_0 = 2.4 \mu W$$

b) We already have $W_2 = L_2 = MFS = 0.5 \mu m$
 $(W/L)_1 = \frac{2I_0}{K_n' \Delta V_1^2} = \frac{2 \times 0.6 \mu A}{40 \mu A/V^2 \times 0.5^2} = 0.12 \Rightarrow W_1 = MFS = 0.5 \mu m \quad L_1 = 4.17 \mu m$
 $\& \quad (W/L)_3 = \frac{2I_0}{K_n' \Delta V_3^2} = \frac{2 \times 0.6 \mu A}{40 \mu A/V^2 \times 0.63^2} = 0.0756 \Rightarrow W_3 = MFS = 0.5 \mu m \quad L_3 = 6.615 \mu m$

$$\text{Area} = \sum WL = 0.5 \mu m \times (0.5 + 4.17 + 6.615) \mu m = 5.64 \mu m^2$$

c) M_1, M_2, M_3 all are diode connected, \therefore neglecting body effect, all of them produce a resistance of $1/g_m$ each. Thus, $R_0 = \frac{1}{g_{m3}} \parallel \left(\frac{1}{g_{m2}} + \frac{1}{g_{m1}}\right)$

$$g_{m1} = K_{n1} V_{GT1} = 40 \times 0.12 \times 0.5 = 2.4 \mu S \quad g_{m2} = K_{n2} V_{GT2} = 40 \times 1 \times 0.173 = 6.92 \mu S$$

$$\& \quad g_{m3} = K_{n3} V_{GT3} = 40 \times 0.0756 \times 0.63 = 1.9 \mu S \Rightarrow R_0 = 526.3 k\Omega \parallel (144.5 + 416.7) k\Omega$$

$$\Rightarrow R_0 = 526.3 k\Omega \parallel 560.8 k\Omega = 271.5 k\Omega$$

d) If body effect were included, then $g_{mb3} V_{BS3}$ will appear in \parallel with $g_{m3} V_{GS3}$, also $g_{mb2} V_{BS2}$ will appear in parallel with $g_{m2} V_{GS2}$, but M_1 will be immune of body effect. Thus, g_{mb2} & g_{m2} as well as g_{mb3} & g_{m3} will come in parallel, increasing the conductance, & reducing the resistance \Rightarrow thus, R_0 will drop a bit from the value calculated in c).