- 1. An npn transistor has a maximum operable frequency (fmax) of 5 GHz, and the ratio of its alpha cutoff frequency ( $f_{\alpha}$ ) to unity gain cutoff frequency ( $f_T$ ) is 1.01.
  - a) The transistor needs to be biased such that the following performance requirements are met:
    - \* The small-signal output resistance ( $r_0$ ) is 100 k $\Omega$
    - \* The common-emitter current gain (β) is 10 at a frequency of 100 MHz

Determine the required bias point (I<sub>CQ</sub>, V<sub>CEQ</sub>). Assume that the base-collector junction is linearly graded with a built-in potential of 0.7 V. Data:  $I_S = 14$  fA,  $V_A = 100$  V,  $C_{je0} = 2$  pF,  $C_{\mu0} = 1.5$  pF. 13

b) Now, keeping I<sub>CQ</sub> constant, if V<sub>CE</sub> is increased beyond V<sub>CEQ</sub>, state with clear justification whether the value of β (at 100 MHz) would increase or decrease from its design value of 10.

the value of 
$$\beta$$
 (at 100 MHz) would increase or decrease from its design value of 10.

a)  $f_{mex} = \frac{1}{2\pi T_F} \Rightarrow T_F = \frac{1}{2\pi f_{mex}} = \frac{1}{2\pi (x + 5 \times 10^3)} = \frac{(31.83 p^5)}{31.83 p^5}$ 
 $f_{x} = (f_0^4) f_{\beta} = 2 \quad f_{T} = f_0 f_{\beta} \Rightarrow \frac{f_{x}}{f_{T}} = \frac{f_0 + 1}{f_0} = 1 + \frac{1}{f_0} = 1.01 \Rightarrow (f_0 = 100)$ 
 $f_{x} = \frac{V_A}{T_{x} g} = 100 \text{ K}.\Omega \Rightarrow T_{x} g = \frac{V_A}{100 \text{ K}.\Omega} = \frac{100 \text{ V}}{100 \text{ K}.\Omega} = \frac{1}{100} = \frac{1}{10$ 

- An n-channel MOSFET is operated with its source tied at −1 V (minus 1 V).
  - a) Determine the body voltage ( $V_B$ ) that would make it operate with a body factor ( $\chi$ ) of 0.1.
  - b) Now, with the value of V<sub>B</sub> calculated in part a), but with small-signal v<sub>bs</sub> = 0, the device is desired to have a transconductance (g<sub>m</sub>) of 100 µA/V and a unity gain cutoff frequency (f<sub>T</sub>) of 1 GHz, at a gate voltage (V<sub>G</sub>) of 1 V. Determine the required values (in µm) of channel length and width (L and W respectively) that would ensure this. Neglect gate-source and gate-drain overlap capacitances. 9
  - c) In order to achieve the performance specifications given in part b), calculate the minimum required value of the drain voltage (V<sub>D</sub>). What is the power dissipation of the device under this condition? 4 Data:  $V_{TN0} = 1 \text{ V}, \ k_N' = 40 \ \mu\text{A/V}^2, \ \gamma = 0.4 \ V^{1/2}, \ 2\varphi_F = 0.6 \ V, \ \mu_n = 400 \ cm^2/V\text{-sec}, \ \lambda \to 0.00 \ v$

Data: 
$$V_{TN0} = 1 \text{ V}, R_N = 40 \,\mu\text{AV}, \gamma = 0.4 \text{ V}, 2 \text{ QF} = 0.0 \text{ V}, \mu\text{M} = 0.0 \text{ V}$$

a)  $\chi = \frac{\gamma}{2\sqrt{2} \text{ QF} - \text{VBS}} = 0.1 \Rightarrow \frac{0.4}{2\sqrt{0.6 - \text{VBS}}} = 0.1 \Rightarrow \text{V}_{BS} = -\frac{3.4 \,\text{V}}{2\sqrt{0.6 - \text{VBS}}}$ 

$$2\sqrt{2\Phi_{F}} - V_{BS}$$

$$2\sqrt{0.6} - V_{BS}$$

$$2\sqrt{0.6} - V_{BS}$$

$$\sqrt{0.6} - V_{BS}$$

$$\sqrt{0.$$

$$= V_{B} = -3.4 + V_{S} = (-4.4 \text{V}) \quad (0.0 \text{ V}_{S} = -10)$$

$$= V_{B} = -3.4 + V_{S} = (-4.4 \text{V}) \quad (0.0 \text{ V}_{S} = -10)$$

$$= 1.49 \text{V}$$

$$= V_{TN} = V_{TN} + V_{S} = (-4.4 \text{V}) \quad (0.0 \text{ V}_{S} = -10)$$

$$= 1.49 \text{V}$$

$$= V_{TN} = V_{TN} + V_{S} = (-4.4 \text{V}) \quad (0.0 \text{ V}_{S} = -10)$$

$$V_{TN} = V_{TNO} + V_{CV} = V_{CS} - V_{TN} = 0.51V$$

$$V_{GS} = V_{GS} - V_{TN} = 0.51V$$

$$V_{GS} = V_{GS} - V_{TN} = 0.51V$$

$$g_{M} = K_{N}' \frac{\omega}{L} V_{qT} = 100 \mu A / v \Rightarrow \frac{\omega}{L} = \frac{100}{40 \times 0.51} = 4.9$$

$$g_{m} = K_{n} \frac{\omega}{L} V_{qT} = 100 \mu V_{qT}$$

$$C_{qso}, C_{qdo} \text{ neg leeled}. \quad C_{ox} = \frac{K_{n}'}{\mu_{m}} = \frac{40 \mu M/v^{2}}{400 \text{ cm}^{2}/v-s} = \frac{10^{7} \text{ F/cm}^{2}}{400 \text{ cm}^{2}/v-s}$$

$$C_{qso}, C_{qdo} \text{ neg leeled}. \quad C_{ox} = \frac{K_{n}'}{\mu_{m}} = \frac{40 \mu M/v^{2}}{400 \text{ cm}^{2}/v-s} = \frac{10^{7} \text{ F/cm}^{2}}{400 \text{ cm}^{2}/v-s}$$

Cgso, Cgdo neglected. Cox = 
$$\frac{\pi}{\mu n}$$
 =  $\frac{\pi}{400 \text{ cm}^2/v-s}$  =  $\frac{\pi}{2\pi \text{ Cgs}}$  =  $\frac{9m}{2\pi \text{ Cgs}}$  =  $\frac{9m}{2\pi \text{ Cgs}}$  =  $\frac{2m}{2\pi \text{ Cgs}}$  =  $\frac{2m}{2\pi \text{ Cgs}}$  =  $\frac{15.92 \text{ fF} \times 3}{2 \times 10^{-7} \text{ F/cm}^2}$  =  $\frac{2.39 \times 10^{-7} \text{ cm}}{2 \times 10^{-7} \text{ F/cm}^2}$  =  $\frac{2.39 \times 10^{-7} \text{ F/cm}^2}{2 \times 10^{-7} \text{ F/cm}^2}$  =  $\frac{2.39 \times 10^{-7} \text{ F/cm}^2}{2 \times 10^{-7} \text{ F/cm}^2}$  =  $\frac{2.2 \times 10^{-7} \text{ F/cm}^2}{2 \times 10^{-7} \text{ F/cm}^2}$  =  $\frac{2.2 \times 10^{-7} \text{ F/cm}^2}{2 \times 10^{-7} \text{ F/cm}^2}$  =  $\frac{2.2 \times 10^{-7} \text{ F/cm}^2}{2 \times 10^{-7} \text{ F/cm}^2}$  =  $\frac{2.2 \times 10^{-7} \text{ F/cm}^2}{2 \times 10^{-7} \text{ F/cm}^2}$  =  $\frac{2.2 \times 10^{-7} \text{ F/cm}^2}{2 \times 10^{-7} \text{ F/cm}^2}$  =  $\frac{2.2 \times 10^{-7} \text{ F/cm}^2}{2 \times 10^{-7} \text{ F/cm}^2}$ 

$$= \frac{100 \, \text{MN}}{2 \, \text{TC} \times 1 \, \text{GHz}} = \frac{15.92 \, \text{fF}}{2 \, \text{TC} \times 1 \, \text{GHz}} = \frac{15.92 \, \text{fF}}{2 \, \text{TC} \times 1 \, \text{GHz}} = \frac{2.2 \, \text{Mm}}{2 \, \text{TC} \times 1 \, \text{GHz}} = \frac{2.2 \, \text{Mm}}{2 \, \text{TC} \times 1 \, \text{GHz}} = \frac{2.2 \, \text{Mm}}{2 \, \text{TC} \times 1 \, \text{GHz}} = \frac{2.2 \, \text{Mm}}{2 \, \text{TC} \times 1 \, \text{GHz}} = \frac{2.2 \, \text{Mm}}{2 \, \text{Cm}} = \frac{2.2 \, \text{Cm}}{2 \, \text{Cm}} = \frac{2.2 \, \text{Cm}}{$$


c) obviously, all the above calculations are bared on the assumption that the

MOSFET is operating in the saturation region.

Corresponding 
$$I_0 = \frac{Kn'}{2}\frac{W}{L}V_{qT} = \frac{40}{2}\times4.9\times0, 51^2 = \frac{25.5\mu L}{2}$$

& Device Power Dissipation =  $V_{DS} \times I_D = 0.51 \times 25.5\mu L = 13 \mu W$ 

3. The circuit shown in the figure is a BiMOS (combination of bipolar and MOS) cascode current source. Transistors Q1 and Q4 are perfectly matched, and so are the transistors  $M_2$  and  $M_3$ . Data:  $\underline{M_2}$ - $\underline{M_3}$ :  $V_{TN0}$  = 0.7 V,  $\,k'_{_{\rm N}}=40~\mu\text{A/V}^2,$  and  $dX_d/dV_{DS}=0.05~\mu\text{m/V}$  (but  $\lambda V_{DS}\ll\,1),$ neglect body effect;  $Q_1$ - $Q_4$ :  $V_A$  = 50 V (but  $V_{CE}/V_A \ll 1$ ), neglect base currents. Assume the current source IREF to be ideal.




b) Design the values of the width and length (W and L respectively) of M<sub>2</sub> (and thus of M<sub>3</sub>) to satisfy the following performance requirements:

i) At  $V_0 = V_{0(min)} = 0.9 \text{ V}$ ,  $I_0$  must be 10  $\mu$ A, and

ii)  $I_0$  must not increase by more than 0.0625% (of 10  $\mu A$ ) for a 5 V increase in  $V_0$  beyond  $V_{0(min)}$ .

 $V_{C4}$ 

5



4. The NMOS voltage reference shown in the figure, is required to produce reference voltages V<sub>01</sub> and V<sub>02</sub> of -0.8 V and 0.3 V respectively. Data: MFS = 0.5  $\mu$ m,  $k'_{N}$  = 40  $\mu$ A/V<sup>2</sup>,  $V_{TN0}$  = 0.7 V,  $\gamma$  = 0.4  $V^{1/2}$ ,  $2\phi_F$  = 0.6 V, and neglect channel length modulation effect.


a) Which of the three transistors (M<sub>1</sub>-M<sub>3</sub>) would you pick to be the minimum-sized unit transistor in order to produce the least dc power dissipation in the circuit? You have to justify your answer quantitatively.

Calculate this minimum dc power.

b) Based on the scheme chosen in a), determine the W and L for each of the transistors, and compute the total area of the circuit (attempt should be made to reduce this area as much as possible).

c) Neglecting body effect in the ac analysis, calculate the output resistance  $(R_0)$  of the voltage reference  $V_{02}$ .

d) Now, in part c), if body effect were included, how would the result change? No calculation necessary, mere explanation will suffice.



2 a) Dual Supply Circuit > All Bodies Connected to the most -ve supply (Vss = - 2V).  $V_{BS_1} = 0$   $V_{GS_1} = V_{O1} - V_{SS} = -0.8 - (-2) = 1.2 V$   $V_{TN_1} = V_{TN_2} = 0.5 V$  $V_{BS_2} = V_{B_2} - V_{S_2} = (-2) - (-0.8) = -1.2V$   $V_{TN_2} = V_{TN0} + \gamma \left(\sqrt{20_F - V_{BS_2}} - \sqrt{20_F}\right) = 0.927V$  $V_{652} = V_{62} - V_{52} = 0.3 - (-0.8) = 1.1$  $\Delta V_2 = 0, 173 V$ AV3 = 0.63V  $V_{BS_3} = V_{B3} - V_{S_3} = -2 - 0.3 = -2.3V$   $V_{TN_3} = 1.07V$   $V_{aS_3} = 1.7V$ ": AV2 is nimmum, .. pick M2 as the nin. sized unit transister to produce least  $\Rightarrow I_0 = \frac{k_n'}{2} \left(\frac{\omega}{L}\right)_2 \Delta V_2^2 = \frac{40}{2} \times 1 \times 0.173^2 = 0.6 \mu A$  &  $P_{OC} = (V_{DD} + |V_{SS}) \times I_0 = 2.4 \mu W$  $(\omega/L)_1 = \frac{2T_0}{K_n' \Delta V_1^2} = \frac{2 \times 0.6 \mu M}{40 \mu M/v^2 \times 0.5^2} = 0.12 \Rightarrow [W_1 = MFS = 0.5 \mu m] [L_1 = 4.17 \mu m]$ b) We already have [W2=L2=MFS=0,5µm]  $2 (\omega/L)_3 = \frac{2 \Gamma_0}{K_n' \Delta V_3^2} = \frac{2 \times 0.6 \mu M}{40 \mu M/v^2 \times 0.63^2} = 0.0756 \Rightarrow \omega_3 = MFS = 0.5 \mu m$ 

Area = \( \Sum \) = 0,5 mm x (0,5 + 4,17 + 6,615) mm = \( \frac{5.64 \text{ mm}^2}{1.64 \text{ mm}^2} \) c) M, M2 M3 all are diode connected, in neglecting body effect, all of them produce a registance of Igm each. Thus, Ro = \frac{1}{9m3} | (\frac{1}{9m2} + \frac{1}{9m1}) 9m1 = Kn1 VGT1 = 40 × 0,12 × 0,5 = 2.4 mV 9m2 = Kn2 VGT2 = 40 ×1 × 0,173 = 6.92 mV 2 gm3 = Kn3 VCT3 = 40 x 0,0756 x 0,63 = 1.9 mV => Ro = 526,3 ks2 ll (144.5 + 416,7) ks2 => Ro= 526, 3K2 | 560, 8K2 = (271.5 K2) d) If body effect were included, then Imb3 bs3 will appear in 11 with Im3 bs3, also

grubz VbSz will appear in parallel with gruz VgSz, but M, will be immune of body effect. Thus, 9mb2 & 9m2 as well as 9mb3 & 9m3 will come in parallel, increasing the conductance, & reducing the repartance > thus, Ro will drop a bit from the value calculated in c).