



KHWL_RV32I43F_C.R2

One of Final version of milestone; RV32s project.
 WriteBack Policy's Write Buffer has been added.
 Memory Controller removed. DC_Status 0 for miss, 1 for hit.
 Cache structure implemented based on 43F Architecture.
 Supports 43 Instructions with Cache-Memory Structure
 Cache is WriteBack, 2 way set-associative, SAA(STAA).

22:59 강현우, KHWL2025.
 2024.12.15(日) ~ 2025.04.18(金)