



**R2** : Pipelined rd signal from Instruction Decoder  
**R1** : Pipelined RegWrite, CSR\_write from Control Unit  
RV32I46F's 5-Stage Pipeline Architecture.  
Hazard unit, ForWard unit, Branch Predictor implemented.  
2-bit BHT BTB Branch Predictor.