

## KHWL\_RV32I37F.R2

One of Final version of milestone; RV32s project. R2 revised ALUsrcB by adding shamt; (32-bit ext,imm) [4:0] for R&I Type Shift calculations.

22:38 **강현우**, KHWL2025.

Supports 37 Instructions with basic modules.

Misaligned Address access is internally handled in PCC 22:38 **강현우**, KHWL2025. 2024.12.15(日) ~ 2025.02.26(水) ky making lower 2 bits 0. (2'b0) Reg\_WD\_MUX's 011 is reserved for CSR Module