

Final version of milestone; RV32s project; its complete version. R5: MUX between im instruction and dbg instruction has R4: PCC stalls PC when it detects misalignment this solves

next_pc freeze issue. It was because PC works at posedge clk. been extracted back to top-module. R3: PCC_op signal for next_pc race condition issue 22:12 **강현우**, KHWL2025. R2: Non-cache version of RV32I47NF.R1 revision of 46F is synced. 2024.12.15(日)~2025.05.18(日) Supports 46 Instructions including EBREAK, ECALL, mret.