

Final version of first milestone in RV32s project.

R4v2: PC Stall signal removed since ReadDone signal is removed.

R4 : Data Memory is Async read. ReadDone, MemRead removed(DM).

Synchronous RW Memory will be back to 5SP.

R3: Read Done, PC Stall signal for Data Memory's Read operation issue. PCC's Misalign handling delegated to PC_Aligner. Misaligned memory write operates as HINT.

R2v2; ReadDone for Data Memory's proper read operation.

R2; ALUsrcB by adding shamt; (32-bit ext,imm) [4:0] for R&I Type Shift calculations.

Reg_WD_MUX's 011 is reserved for CSR Module. Supports 37 Instructions with basic modules.