



13:45 강현우, KHWL2025.
2024.12.15(日) ~ 2025.12.15(月)

Final version of milestone; basic_rv32s project.
FPGA implemented structure of RV32I46F_5SP core.
Bare-metal MMIO UART Dhrystone 2.1 benchmark system environment