Overview of TT-Metalium SDK: Part one







Host and device overview

Host

PCIe accelerator



- Configure DDR data
- Create CBs and L1 buffers
- Set up kernels
- Copy input data to DDR



Results from DDR

The structure of the host code

- Initialise the device
- Allocate DDR-DRAM memory
- Allocate L1 buffers
- Allocate circular buffers (CBs)
- Create kernels and set their runtime arguments
- Copy input data onto device
- Queue up kernels to run
- Wait for kernels to complete
- Copy results back to host

- There is quite a bit of boilerplate code in the host C++ file (we will see this in the practical) but in-fact it's actually quite simple
 - These are the major activities that the host is doing
 - We will look at these in more detail now....

Host: Allocating memory in DDR-DRAM

- There is 12GB of DDR-DRAM available on the Wormhole board
 - This is visible to the host and typically Tensix cores will load from, and write to, this

```
// Create descriptor of DRAM allocation
constexpr uint32_t single_tile_size = 4 * DATA_SIZE;
InterleavedBufferConfig dram_config {
    .device = device,
    .size = single_tile_size,
    .page_size = single_tile_size,
    .buffer_type = BufferType::DRAM };


// Use descriptor configuration to allocate buffers in DRAM on the device std::shared_ptr<Buffer> src0_dram_buffer = CreateBuffer(dram_config);
```

Create a memory configuration that defines the overall size, page size and location

 All memory is allocated in pages, here we have a single page which equals the overall size

Performs the memory allocation based upon the configuration. We can then use this handle on the host when referring to the buffer


Host: Transferring data between host and DDR-DRAM



Host: Allocating memory in L1 SRAM

```
tt::tt_metal::InterleavedBufferConfig l1_config {
    .device= device,
    .size = single_tile_size,
    .page_size = single_tile_size,
    .buffer_type = tt::tt_metal::BufferType::L1 };
std::shared_ptr<tt::tt_metal::Buffer> l1_buffer_1 = CreateBuffer(l1_config);
```


- Each Tensix unit has
 1.3MB of local SRAM
 - Can allocate memory into here and then use this on the device, for instance as a temporary scratch pad.



 Approach is similar to DDR allocation, but with a buffer type of L1

Host: Circular Buffers

- In a way are similar to L1 buffers
 - In addition to memory, provide a producerconsumer model to share data between RISC-V cores in a structured manner
 - Are created on the host for each Tensix unit



Configuration of CB (size, data type and index)

Create CB based on configuration on a specific core

```
constexpr uint32_t src0_cb_index = CBIndex::c_0;
CircularBufferConfig cb_src0_config =
    CircularBufferConfig(single_tile_size, {{src0_cb_index, tt::DataFormat::UInt32}})
        .set_page_size(src0_cb_index, single_tile_size);
CBHandle cb_src0 = tt_metal::CreateCircularBuffer(program, core, cb_src0_config);
```

Host: Configuring and launching kernels

```
KernelHandle reader kernel id = CreateKernel(
    program,
    "kernels/dataflow/read kernel.cpp",
    core,
    DataMovementConfig{.processor = DataMovementProcessor::RISCV 0, .noc = NOC::RISCV 0 default});
// Configure reader runtime kernel arguments
SetRuntimeArgs(
    program,
    reader kernel id,
    core,
    {src0 dram buffer->address(),
     src1 dram buffer->address(),
    11 buffer 1->address(),
     11 buffer 2->address(),
     DATA SIZE });
```

Create a kernel based upon the source filename, specify it will be placed on a specific RISC-V baby core of a Tensix core

Set runtime arguments for the kernel (we will look at the device side unpacking those in a moment....)


Add the program to the command queue, running the kernels. The Boolean determines whether this is blocking (true) or non-blocking (false)

```
EnqueueProgram(cq, program, false);
// Wait on the command queue to complete
Finish(cq);
```

Wait for command queue to finish all it's tasks

Device side

- Typically three kernels are provided by the programmer
 - Reader kernel is launched on data movement baby RISC-V core 0
 - Writer kernel is launched on data movement baby RISC-V core 1
 - Compute kernel is launched on the three compute RISC-V cores
- This structure is typical, but not fixed
- Importantly, the kernel is only compiled when the host code is executed (and not when the host code is compiled)
- Here we concentrate on the dataflow kernels, the compute kernel is in the next lecture



Device: Runtime arguments and reading DDR-DRAM

- We are showing quite a few things here
 - Reading the five runtime arguments (set by the host)
 - Obtaining the "global" Network on Chip (NoC) address of the DDR memory to read from
 - Reading data from DDR into the L1 SRAM buffer and then blocking for this to complete

```
uint32_t src0_dram = get_arg_val<uint32_t>(0); ←
                                                          Each runtime argument is
uint32 t src1 dram = get arg val<uint32 t>(1);
                                                          read based upon its index
uint32 t buffer 1 addr = get arg val<uint32 t>(2);
uint32 t buffer 2 addr = get arg val<uint32 t>(3);
                                                                                           Obtain the global, NoC,
uint32 t data size = get arg val<uint32 t>(4);
                                                                                           address of the memory that
                                                                                           we will read from
uint64 t src0 dram noc addr = get noc addr from bank id<true>(0, src0 dram);
                                                                        Read from DDR using the NoC address into
noc_async_read(src0_dram_noc_addr, buffer_1_addr, bytes_data_size)
                                                                        the L1 SRAM buffer
noc_async_read_barrier();
```


Block until this data reading has completed

Device: Circular buffers

- One RISC-V core will produce data to add into the CB, the other will consumer data from the CB.
- The API marshals access to the CB as well as making available the underlying memory

```
cb_reserve_back(cb_id_in0, 1);
uint32_t l1_write_addr_in0 = get_write_ptr(cb_id_in0);
cb_push_back(cb_id_in0, 1);
```

```
cb_wait_front(cb_id_out0, 1);
uint32_t l1_read_addr = get_read_ptr(cb_id_out0);
cb_pop_front(cb_id_out0, 1);
```



On the producer, will reserve a page in the CB, get the write pointer to this (and then can use that to write to the memory), before pushing it to the CB and making it available.

On the consumer, will wait until a page has been pushed into the CB, then will retrieve the read pointer from this and work with the data. Once the consumer has completed it will pop the data so the producer can add some more if required.

Writing results to DDR

```
uint64_t dst_noc_addr = get_noc_addr_from_bank_id<true>(0, dst_addr);
noc_async_write(l1_read_addr, dst_noc_addr, bytes_data_size);
noc_async_write_barrier();
```

- Writing data from L1 to DDR via the NoC is very similar to reading data
 - Is also non-blocking and we need to then wait for completion

Typically:

- Reader kernel will reserve page(s) in CB(s), read data from DDR memory into these CB(s) and then push the CB(s) to make them available
- Compute kernel waits for CBs, then uses these to drive compute on the FPU and reserves page(s) in output CB(s), writing results to these CB(s) and making them available
- Writer kernel will wait for the output CB(s), then writes the data here to DDR
 - All these run concurrently in a pipelined fashion, working on separate chunks (or tiles)

Printing for debugging

- An extremely helpful feature is the ability to print from kernels on the device to the terminal. This is super helpful during debugging
 - Need to explore the environment variable via export TT_METAL_DPRINT_CORES=0,0

```
DPRINT << "Hello " << ENDL();

DPRINT_MATH(DPRINT << "Hello " << ENDL());</pre>
```

- *DPRINT* in the kernel will print, furthermore there are function calls such as *DPRINT_MATH* that select which specific core will do the printing. Also calls to print contents of CBs too.
 - As it's a debugging thing, I tend to find DPRINT sufficient for most things

Next steps: Getting hands on

- We will get you logged into the Tenstorrent machine that is in the RISC-V testbed
- Practicals one and two at this point:
 - Practical one explores adding pairs of numbers on one of the data mover RISC-V cores
 - Getting data between the host and the device
 - Allocating L1 buffers on the device
 - Passing runtime arguments to the device
 - Reading and writing data between DDR-DRAM and the L1 buffer on the device
 - Working with L1 buffer on the device
 - Practical two explores using the second RISC-V data mover core to write results to DDR
 - Circular buffers between RISC-V baby cores to enable communication of data between them