



Decoupling Caps




PMODE Select


PMODE [2:0]			Description
2	1	0	
0	0	0	10BT Half-duplex, Auto-negotiation disabled
0	0	1	10BT Full-duplex, Auto-negotiation disabled
0	1	0	100BT Half-duplex, Auto-negotiation disabled
0	1	1	100BT Full-duplex, Auto-negotiation disabled
1	0	0	100BT Half-duplex, Auto-negotiation enabled
1	0	1	Not used
1	1	0	Not used
1	1	1	All capable, Auto-negotiation enabled



Reset



WizNet 5500




C1 = C2 = 2Cload - 2Cstray = 2(12pF) - 2(5pF) = 14pF
Closest common value chosen
Cload from datasheet, Cstray estimation rule of thumb


Backplane Connector Pinout

Pinout


Description	PIN	Description
Battery Voltage	1	2
GND	3	4
5v	5	6
GND	7	8
3v3	9	10
GND	11	12
TX+	13	14
TX-	15	16
ADDR 0 (LSB)	17	18
ADDR 2	19	20
Power LED	21	22
GPIO 0	23	24
GPIO 2	25	26
GPIO 4	27	28
GPIO 6	29	30



Backplane Connector




STM32 Power



Design Decisions:
One 100nF capacitor for each power pin, place close to pin
4.7uF bulk capacitor
Connect VBAT to VDD since not using a battery for RTC
Don't need separate analog and digital domains, so connect VDDA and VSSA to regular power

SWD Connector




Design Decisions:
1.27mm header for SWD flashing + debugging
22ohm series termination resistors on each data line to reduce reflections


Boot Mode

Table 2. Boot modes			
Boot mode selection pins		Boot mode	Aliasing
BOOT1	BOOT0		
x	0	Main Flash memory	Main Flash memory is selected as the boot area
0	1	System memory	System memory is selected as the boot area
1	1	Embedded SRAM	Embedded SRAM is selected as the boot area


Design Decisions:
Connect both BOOTx pins to GND for booting from flash
Don't foresee needing to boot from elsewhere




Reset




Design Decisions:
Short jumper to reset MCU, as per datasheet




1. The reset network protects the device against parasitic resets.
2. The user must ensure that the level on the NRST pin can go below the $V_{IL(NRST)}$ max level specified in Table 59. Otherwise the reset is not taken into account by the device.
3. The external capacitor on NRST must be placed as close as possible to the device.



Debug UART



User LEDs



SHEET NAME: MCU.SchDoc


PROJECT: Power_Module_Rev2.PrjPcb



ENGINEER: James May

DATE: 5/19/2024



RIT LAUNCH INITIATIVE






Protections:

- UVLO: shutdown if VIN < 3.6 (non-latching)
- OCL: shutdown if IOUT > 6.7A
- VOUT: shutdown if VOUT +65% nominal
- Thermal: shutdown if T > 172C

- 5-A Maximum Output Current
- Integrated 31-mΩ and 16-mΩ FETs
- D-CAP2™ Mode Control with Fast Transient Response
- Input Voltage Range: 4.5 V to 17 V
- Output Voltage Range: 0.76 V to 7 V
- Continuous Current Mode
- 500-kHz Switching Frequency
- Low Shutdown Current of Less than 1 μA
- 1% Feedback Voltage Accuracy
- Startup from Pre-biased Output Voltage
- Cycle-by-Cycle Current Limit
- Hiccup-mode Overcurrent Protection
- Non-Latch UVP and TSD Protections
- Fixed Soft Start: 1.0 ms

8.2 Typical Application

The application schematic in Figure 14 shows the TPS565208 4.5-V to 17-V input, 1.05-V output converter design meeting the requirements for 5-A output. This circuit is available as the evaluation module (EVM). The sections provide the design procedure.



OUTPUT VOLTAGE (V)	R1 (kΩ)	R2 (kΩ)	L1 (μH)			C8 + C9 (μF)
			MIN	TYP	MAX	
1	3.09	10.0	1	2.2	4.7	20 to 68
1.05	3.74	10.0	1	2.2	4.7	20 to 68
1.2	5.76	10.0	1	2.2	4.7	20 to 68
1.5	9.53	10.0	1.5	2.2	4.7	20 to 68
1.8	13.7	10.0	1.5	2.2	4.7	20 to 68
2.5	22.8	10.0	2.2	2.2	4.7	20 to 68
3.3	33.2	10.0	2.2	2.2	4.7	20 to 68
5	54.9	10.0	3.3	3.3	4.7	20 to 68
6.5	75	10.0	3.3	3.3	4.7	20 to 68








Table 1. INA219 Address Pins and Slave Addresses

A1	A0	SLAVE ADDRESS
GND	GND	1000000
GND	V _{S+}	1000001
GND	SDA	1000010
GND	SCL	1000011
V _{S+}	GND	1000100
V _{S+}	V _{S+}	1000101
V _{S+}	SDA	1000110
V _{S+}	SCL	1000111
SDA	GND	1001000
SDA	V _{S+}	1001001
SDA	SDA	1001010
SDA	SCL	1001011
SCL	GND	1001100
SCL	V _{S+}	1001101
SCL	SDA	1001110
SCL	SCL	1001111

I2c Slave Addresses:

Battery/Umbilical Address: 1000000 0x40
3V3 Rail Address: 1000100 0x44
5V0 Rail Address: 1000001 0x41