



7 RIT LAUNCH INITIATIVE


ENGINEER: James May


DATE: 5/19/2024

1 2 5











2



Protections: -UVLO: shutdown if VIN < 3.6 (non-latching) OCL: shutdown if IOUT > 6.7A
-VOUT: shutdown if VOUT +-65% nominal
-Thermal: shutdown if T > 172C

- 5-A Maximum Output Current
- Integrated 31-m Ω and 16-m Ω FETs
- D-CAP2™ Mode Control with Fast Transient
- Input Voltage Range: 4.5 V to 17 V
- Output Voltage Range: 0.76 V to 7 V
- Continuous Current Mode
- 500-kHz Switching Frequency
- Low Shutdown Current of Less than 1 μA
- 1% Feedback Voltage Accuracy
- Startup from Pre-biased Output Voltage
- Cycle-by-Cycle Current Limit
- · Hiccup-mode Overcurrent Protection
- · Non-Latch UVP and TSD Protections
- · Fixed Soft Start: 1.0 ms

The application schematic in Figure 14 shows the TPS565208 4.5-V to 17-V input, 1.05-V output converter design meeting the requirements for 5-A output. This circuit is available as the evaluation module (EVM). The sections provide the design procedure.



	OUTPUT VOLTAGE (V)	R1 (kΩ)	R2 (kΩ)	L1 (µH)			C0 + C0 (+F)
				MIN	TYP	MAX	C8 + C9 (µF)
	1	3.09	10.0	1	2.2	4.7	20 to 68
	1.05	3.74	10.0	1	2.2	4.7	20 to 68
	1.2	5.76	10.0	1	2.2	4.7	20 to 68
	1.5	9.53	10.0	1.5	2.2	4.7	20 to 68
	1.8	13.7	10.0	1.5	2.2	4.7	20 to 68
	2.5	22.6	10.0	2.2	2.2	4.7	20 to 68
2	3.3	33.2	10.0	2.2	2.2	4.7	20 to 68
3	5	54.9	10.0	3.3	3.3	4.7	20 to 68
1	6.5	75	10.0	3.3	3.3	4.7	20 to 68

SHEET NAME: Switchers.SchDoc PROJECT: Power_Module_Rev2.PrjPcb **ENGINEER: James May** DATE: 5/19/2024



2

