

# **ANALOG ASSIGNMENT-4 (EE23MTECH14013)**


OTA-NMOS SCHEMATIC:



## Transient response:




#### PHASE AND GAIN PLOT:



The gain obtained is 73.8696db.

#### SLEWRATE:



The slew rate obtained from the above calculation is 100v/us.

# NMOS OTA

small jain = 80dB.

= 177 827 MHZ.

1DI= 4.54A

$$(W/L)_1 = \frac{(106.6962) \times 10^2}{2 \times 230 \times 10^6 \times 4.5 \times 10^6}$$

$$(w/L)_1 = 5.4995 \approx 5.5 \approx 6$$

$$= (w/L)_2$$

For lul.

For 
$$(W/L)_{5}$$
 =  $0.8 = \sqrt{\frac{2101}{B_1}} + V+h + \sqrt{\frac{2105}{B5}}$   
 $0.3 = \sqrt{\frac{2101}{B_1}} + \sqrt{\frac{2105}{B5}}$   
 $(W/L)_{5} = 1.682222 = (W/L)_{8}$ 

Very - Verst

$$\frac{g_{m_1}}{g_m} = \frac{g_{m_0}}{g_{m_1}}$$


$$\frac{g_{m_2}}{g_{m_1}} = \sqrt{\frac{2 \, \text{Pl} \, \text{DS}}{2 \, \text{X}}} = \sqrt{\frac{2 \, \text{DS}}{2 \, \text{X}}} = \sqrt{\frac{2 \, \text{DS}}{2 \, \text{X}}} = \sqrt{\frac{2 \, \text{DS}}{2 \,$$


$$g_{m6} = \sqrt{273} | 6$$

$$1066.962 \times 10^{6} = \sqrt{273} | 6$$


$$106 = 106.69 \times 10^{6} = 107$$

$$\frac{15}{17} = \frac{(w/c)}{(w/c)^{2}} = \frac{(w/c)}{100} = \frac{1000}{100} = \frac{10$$





# LAYOUT:




#### **DRC ERRORS:**




In the above DRC report only density errors are presented which can be ignored.


#### LVS REPORT:




The layout and schematic are matched.

# TEST\_BENCH:







Pex report:




### With feedback gain 5







# With feedback gain 10



# With feedback gain 20:




# PMOS\_OTA:




All the transistors are in region 2(saturation region).


# TRANSIENT RESPONSE:




# SCHEMATIC:




# TEST\_BENCH:






## With gain=5



## With gain=10



# With gain=15

