Started on	Wednesday, 21 October 2020, 4:00 PM
State	Finished
Completed on	Wednesday, 21 October 2020, 4:59 PM
Time taken	59 mins 15 secs
Grade	<b>8.50</b> out of 20.00 ( <b>43</b> %)
uestion <b>1</b>	
correct	
ark 0.00 out of 1.00	
	ing BCD numbers A=(0111 0100 1001 1001), B=(0001 1001 1000 0110) involved in BCD addition. Finally how der sets carry flag and adds zero value to convert the sum into BCD are,
many times BCD ad	
many times BCD ad	
many times BCD ad	
nany times BCD ad	
many times BCD ad  □ 1. 3, 2 □ 2. 3, 1 □ 3. 4, 1	der sets carry flag and adds zero value to convert the sum into BCD are
nany times BCD ad	der sets carry flag and adds zero value to convert the sum into BCD are
<ul><li>1. 3, 2</li><li>2. 3, 1</li><li>3. 4, 1</li></ul>	der sets carry flag and adds zero value to convert the sum into BCD are
<ul> <li>1. 3, 2</li> <li>2. 3, 1</li> <li>3. 4, 1</li> <li>4. 4, 0</li> </ul>	der sets carry flag and adds zero value to convert the sum into BCD are
many times BCD ad  □ 1. 3, 2 □ 2. 3, 1 □ 3. 4, 1	der sets carry flag and adds zero value to convert the sum into BCD are



Question 2
Correct
Mark 1.00 out of 1.00
A combinational circuit is designed to find at least four progressive ones in the 8-bit input. The output logic expression for such a design is
☐ 1. These are not valid output logic expressions for the given design.
2. pqr+qrs+rst+stu+tuv+uvw
☑ 3. pqrs+qrst+rstu+stuv+tuvw
4. p'q'r's'+tuvw+ p'q'tu+r's'vw+pqrs
Your answer is correct.
The correct answer is: pqrs+qrst+rstu+stuv+tuvw
Question <b>3</b>
Not answered  Marked out of 100
Marked out of 1.00
Consider the Boolean expression $F(A,B,C) = \sum m(1,2,3,4,5,6)$ . Use Petrick's method to simplify the expression and the simplified SOP of PI terms is $P = \underline{\hspace{1cm}}$ . (Note: Collect PI terms from left to right in K-MAP and assign names like P1, P2, etc.)
□ 1. P1P3P6+P1P2P3P6+P1P2P4P5+P2P3P5P6+P2P4P6
2. None of these.
3. P1P3P4P6+P1P2P4P5+P2P3P5P6+P2P4P6+P1P3P5
□ 4. P1P2P5+P1P3P6+P1P2P3P6+P1P2P4P5+P2P3P5P6
Your answer is incorrect.
The correct answer is:




Question 4

Incorrect

Mark 0.00 out of 1.00

What is the logic expression at ? in the logic circuit given below and is used in \_\_\_\_\_



- 1.  $[(x_i \oplus y_i) + b_i](x_i + y_i)$ , adder circuit
- 2.  $[(x_i \oplus y_i) + b_i](x_i' + y_i)$ , adder circuit
- 3.  $[(x_i \oplus y_i) + b_i](x_i' + y_i)$ , subtractor circuit
- 4.  $[(x_i \oplus y_i) + b_i](x_i + y_i)$ , subtractor circuit

Your answer is incorrect.

The correct answer is:

 $[(x_i \oplus y_i) + b_i](x_i' + y_i)$ , subtractor circuit

Question **5** 

Incorrect

Mark 0.00 out of 1.00

The components of the digital logic module in Verilog are nonconcurrent functionality.

Select one:

- True X
- False

The correct answer is 'False'.

0

×

	1
Ouestion	C

Not answered

Marked out of 2.00

Design a combinational logic circuit to accept four inputs A, B, C, D, and produces three outputs X, Y, Z. The outputs of each combination are to find the number of nulls (0s) in each input sequence. What are the output logic expressions?

- □ A'B'C'D', A'B'D + A'C'D + A'CD' + B'CD' + BC'D' + AB'C', A'B'C'D + A'BC'D + A'BC'D' + A'BCD + AB'C'D + AB'C'D + ABC'D + ABC'D'
- □ A'B'C'D', A'B'D + A'C'D + A'CD' + B'CD' + BC'D' + AB'C', A'B'C'D + A'B'CD' + A'BC'D' + A'BCD + AB'C'D' + ABC'D + ABC'D'
- □ A'B'C'D', A'B'D + A'C'D + A'CD' + B'CD' + BC'D' + AB'C', A'B'C'D + A'B'CD' + A'BC'D' + A'BCD + AB'C'D' + ABC'D + ABC'D
- □ A'B'C'D', A'B'D + A'C'D + A'CD' + B'CD + BC'D' + AB'C', A'B'C'D + A'B'CD' + A'BC'D' + A'BCD + AB'C'D' + AB'CD + ABC'D + ABCD'

Your answer is incorrect.

The correct answer is:

 $A'B'C'D', \quad A'B'D + A'C'D + A'CD' + B'CD' + BC'D' + AB'C', \quad A'B'C'D + A'B'CD' + A'BC'D' + A'BCD + AB'C'D' + AB'CD + ABC'D + ABCD'$ 

Question **7** 

Correct

Mark 1.00 out of 1.00

Consider the table to convert numbers from BCD to Excess 4 code. After simplification of Boolean expression of Y, and Z are


	BCD				Excess 4		
Α	В	С	D	Х	Υ	Z	W
0	0	0	0	0	1	0	0
0	0	0	1	0	1	0	1
0	0	1	0	0	1	1	0
0	0	1	1	0	1	1	1
0	1	0	0	1	0	0	0
0	1	0	1	1	0	0	1
0	1	1	0	1	0	1	0
0	1	1	1	1	0	1	1
1	0	0	0	1	1	0	0
1	0	0	1	1	1	0	1

- 1. Y=B', Z=C
- 2. Y=B, Z=C'
- 3. Y=B', Z=C'
- 4. Y=B, Z=C

Your answer is correct.

The correct answer is:

Y=B', Z=C



 Question 9

 Not answered

 Marked out of 1.00

 WXY' + W'Y'X + (W'Y')' X' + (Y ⊕ WZ) is euivalent to

 1. W'X + X'Y + XZ' + WY

 2. W'Y + WX' + WZ' + XY'

 3. W'X + XY' + WZ + WY'


 4. YZ' + W'X + XY' + WY'

Your answer is incorrect.
The correct answers are:
W'Y + WX' + WZ' + XY',
YZ' + W'X + XY' + WY'

Question 10				
Correct				
Mark 1.00 out of 1.00				
Find the valid option(s) regarding Time Division Multiplexers (TDM).				
i) Multiple data transmission using a single medium.				
ii) At a time multiple data transmissions happened.				
iii) Multiple parties can have data transmissions at distinct intervals.				
■ 1. i, iii				
□ 2. ii, iii				
3. All of these				
□ 4. i, ii				
Your answer is correct.				
The correct answer is:				
i, iii				

Question 11
Correct
Mark 1.00 out of 1.00
Consider the Boolean expression $F(A,B,C,D) = \sum m(5,6,7,9,10,11,13,14)$ . Simplify the above Boolean expression by using Cyclic Prime Implicant Chart (CPIC) and the simplified expression is $F=$ (Note: The PI term is deleted at first step in CPIC is having smallest sum of minterms that formed the PI).
□ 1. AB'D+BCD'+AB'C+AC'D
2. A'BD+ B'CD'+AB'C+AC'D
■ 3. A'BD+BCD'+AB'C+AC'D
4. A'BD+BCD'+AB'C+A'C'D
Your answer is correct.
The correct answer is:
A'BD+BCD'+AB'C+AC'D

Question <b>12</b> Not answered  Marked out of 1.00	
Identify the invalid statement(s) of the following cori) It contains equal size PI terms, and the number of Iii) It will generate a unique Boolean expression after iii) EPI terms are present in cyclic Boolean functions.	PI terms is equal to the number of implicants.
<ul> <li>1. None of these</li> <li>2. i, ii, iii</li> <li>3. ii, iii</li> <li>4. i, iii</li> </ul>	
Your answer is incorrect.  The correct answer is: ii, iii	



Question 14
Correct
Mark 1.00 out of 1.00

Select the correct choice(s) of the following statements concerning Verilog and VHDL

1. Verilog and VHDL are HDLs.
2. Modules of both HDLs are nonsynthesizable.
3. Both are General purpose HDLs.
4. Both are used as the industry standard HDLs

1. 1, 3, 4 are valid statements

2. 1, 2, 3 are valid statements

4. 1, 2, 4 are valid statements

Vour answer is correct.

The correct answer is:
1, 3, 4 are valid statements


Question 15
Not answered  Marked out of 1.00
Identify the invalid statement(s) from the following statements.
i) Petrick's method doesn't handle cyclic boolean expressions.
ii) Cyclic Prime Implicant Chart method is easier than Petrick's method.
iii) Petrick's method is tedious to implement on a computer.
□ 1. i, ii
2. None of these
□ 3. i, iii
4. i, ii, iii
Your answer is incorrect.
The correct answer is: i, iii
1, 11

Question **16** 

Correct

Mark 1.00 out of 1.00

Concerning the following timing diagram,  $x_1$ ,  $x_2$  are inputs, and A, B are intermediate results and inputs for some logic gate. Analyze the logic expression for f.



- $1. x_1' + x_1. x_2$
- $2. x_1' + x_2$
- $3. x_1' + x_2'$
- $4.x_1 + x_2'$

Your answer is correct.

The correct answers are:

$$x_1' + x_1 \cdot x_2, x_1' + x_2$$

C	orrect  Mark 1.00 out of 1.00	
IV	iaix 1.00 out of 1.00	
	A digital logic function $\boldsymbol{X}$ with variable $\boldsymbol{a}$ can build different Boolean functions. Choose the appropriate outputs of built digital functions.	
	☑ 1. a'+a'	<b>~</b>
	☑ 2. a+a	~
	☑ 3. a'+a	<b>~</b>
	☑ 4. a+a¹	<b>~</b>
	Your answer is correct.	
	The correct answers are:	
	a'+a', a'+a,	
	a+a',	
	a+a	



Question 18
Incorrect  Mark 0.00 out of 1.00
Mark 0.00 out of 1.00
Librarii Calina TDUE atara ara a faran da Gilla di ara atara ara a faran ara a faran ara a faran ara a faran a
Identify the TRUE statements from the following statement/statements.
i) Encoder handles multiple inputs at a time and yields the correct result.
ii) Priority encoders handle multiple inputs with priority.
iii) Encoders do not create any ambiguity for all inputs.
□ 1. i
□ 2. i, ii
□ 3. ii
☑ 4. i, ii, iii
Your answer is incorrect.
The correct answer is:
ii
Question 19
Not answered
Marked out of 1.00
Consider the following Boolean expression $F(A,B,C,D) = \sum m(1,2,5,8,9,10) + \sum d(3,11,13)$ . Simplify the Boolean expression by using the
Quine-McCluskey algorithm and Find the total number of terms and number of redundant term/terms among all terms are found in second round are
in second round die
1.7,3
2. 8, 3
3.7,4
4. 8, 4
Your answer is incorrect.
The correct answer is:
8, 4

## **◄** LD\_Class18

Jump to...

LD\_PetricksMethod ►

