

Appendix: Source Code Listings

This appendix contains the Verilog and SystemVerilog source code used during the experimental analysis. These listings include both the professional reference designs and the AI-generated implementations for the BRAM and GPIO benchmarks.

A. Professional BRAM Reference (Xilinx Template)

```
1 // Professional Source: Xilinx Vivado Language Template (Fixed)
2 // Module: True Dual Port RAM with Dual Clocks
3 // Standardized values: Width=32, Depth=1024 for benchmarking
4
5 module xilinx_true_dual_port_ram #(
6     parameter RAM_WIDTH = 32,                // Fixed: 32-bit
7     data
8     parameter RAM_DEPTH = 1024,              // Fixed: 1024
9     entries
10    parameter RAM_PERFORMANCE = "HIGH_PERFORMANCE", // Select "
11    HIGH_PERFORMANCE" or "LOW_LATENCY"
12    parameter INIT_FILE = ""                  // Leave blank
13 )(
14     input  [clogb2(RAM_DEPTH-1)-1:0]  addra, // Port A address bus
15     input  [clogb2(RAM_DEPTH-1)-1:0]  addrb, // Port B address bus
16     input  [RAM_WIDTH-1:0]  dina,         // Port A RAM input data
17     input  [RAM_WIDTH-1:0]  dinb,         // Port B RAM input data
18     input  clk_a,              // Port A clock
19     input  clk_b,              // Port B clock
20     input  wea,                // Port A write enable
21     input  web,                // Port B write enable
22     input  ena,                // Port A RAM Enable
23     input  enb,                // Port B RAM Enable
24     input  rsta,               // Port A output reset
25     input  rstb,               // Port B output reset
26     input  regcea,             // Port A output register
27     enable
28     input  regceb,             // Port B output register
29     enable
30     output [RAM_WIDTH-1:0]  douta,        // Port A RAM output data
31     output [RAM_WIDTH-1:0]  doutb        // Port B RAM output data
32 );
33
34 // Scaling function for address width
35 function integer clogb2;
36 input integer depth;
37 for (clogb2=0; depth>0; clogb2=clogb2+1)
38     depth = depth >> 1;
39 endfunction
40
41 // 2D Array for RAM storage
42 reg [RAM_WIDTH-1:0]  BRAM [RAM_DEPTH-1:0];
43 reg [RAM_WIDTH-1:0]  ram_data_a = {RAM_WIDTH{1'b0}};
44 reg [RAM_WIDTH-1:0]  ram_data_b = {RAM_WIDTH{1'b0}};
45
46 // Initialize memory to zero
47 generate
48     if (INIT_FILE != "") begin: use_init_file
```

```

44         initial
45             $readmemh(INIT_FILE, BRAM, 0, RAM_DEPTH-1);
46     end else begin: init_bram_to_zero
47         integer ram_index;
48         initial
49             for (ram_index = 0; ram_index < RAM_DEPTH; ram_index =
ram_index + 1)
50                 BRAM[ram_index] = {RAM_WIDTH{1'b0}};
51     end
52 endgenerate
53
54 // PORT A OPERATION
55 always @(posedge clka) begin
56     if (ena) begin
57         if (wea)
58             BRAM[addra] <= dina;
59             ram_data_a <= BRAM[addra];
60     end
61 end
62
63 // PORT B OPERATION
64 always @(posedge clk_b) begin
65     if (enb) begin
66         if (web)
67             BRAM[addrb] <= dinb;
68             ram_data_b <= BRAM[addrb];
69     end
70 end
71
72 // Output Register Stage
73 generate
74     if (RAM_PERFORMANCE == "LOW_LATENCY") begin: no_output_register
75         assign douta = ram_data_a;
76         assign doutb = ram_data_b;
77     end else begin: output_register
78         reg [RAM_WIDTH-1:0] douta_reg = {RAM_WIDTH{1'b0}};
79         reg [RAM_WIDTH-1:0] doutb_reg = {RAM_WIDTH{1'b0}};
80
81         always @(posedge clka) begin
82             if (rsta)
83                 douta_reg <= {RAM_WIDTH{1'b0}};
84             else if (regcea)
85                 douta_reg <= ram_data_a;
86         end
87
88         always @(posedge clk_b) begin
89             if (rstb)
90                 doutb_reg <= {RAM_WIDTH{1'b0}};
91             else if (regceb)
92                 doutb_reg <= ram_data_b;
93         end
94
95         assign douta = douta_reg;
96         assign doutb = doutb_reg;
97     end
98 endgenerate
99

```

```
100 endmodule
```

Listing 1: Xilinx True Dual Port RAM Template

B. AI-Generated BRAM (ChatGPT-5.2)

```
1 module true_dual_port_ram #(
2     parameter int RAM_WIDTH = 32,
3     parameter int RAM_DEPTH = 1024,
4     parameter string RAM_PERFORMANCE = "LOW_LATENCY", // or "
      HIGH_PERFORMANCE"
5     parameter string INIT_FILE = "" // optional
      memory init file
6 ) (
7     // Port A
8     input logic clka,
9     input logic wea,
10    input logic [$clog2(RAM_DEPTH)-1:0] addra,
11    input logic [RAM_WIDTH-1:0] dina,
12    output logic [RAM_WIDTH-1:0] douta,
13
14    // Port B
15    input logic clk_b,
16    input logic web,
17    input logic [$clog2(RAM_DEPTH)-1:0] addrb,
18    input logic [RAM_WIDTH-1:0] dinb,
19    output logic [RAM_WIDTH-1:0] doutb,
20
21    // Reset (used only for output registers)
22    input logic rst
23 );
24
25 localparam int ADDR_WIDTH = $clog2(RAM_DEPTH);
26
27 // Memory array
28 logic [RAM_WIDTH-1:0] ram [0:RAM_DEPTH-1];
29
30 // Internal read data (pre-output register)
31 logic [RAM_WIDTH-1:0] douta_int;
32 logic [RAM_WIDTH-1:0] doutb_int;
33
34 // -----
35 // Optional memory initialization
36 // -----
37 generate
38     if (INIT_FILE != "") begin : gen_init_file
39         initial $readmemb(INIT_FILE, ram);
40     end else begin : gen_init_zero
41         integer i;
42         initial begin
43             for (i = 0; i < RAM_DEPTH; i = i + 1)
44                 ram[i] = '0;
45         end
46     end
47 endgenerate
48
49 // -----
```

```

50 // Port A - Read-First behavior
51 // -----
52 always_ff @(posedge clka) begin
53     // Read old data first
54     douta_int <= ram[addra];
55
56     // Write after read
57     if (wea) begin
58         ram[addra] <= dina;
59     end
60 end
61
62 // -----
63 // Port B - Read-First behavior
64 // -----
65 always_ff @(posedge clkb) begin
66     // Read old data first
67     doutb_int <= ram[addrb];
68
69     // Write after read
70     if (web) begin
71         ram[addrb] <= dinb;
72     end
73 end
74
75 // -----
76 // Output register stage (performance selection)
77 // -----
78 generate
79     if (RAM_PERFORMANCE == "HIGH_PERFORMANCE") begin :
gen_high_perf
80         // Extra registered output stage (2-cycle latency)
81         always_ff @(posedge clka) begin
82             if (rst)
83                 douta <= '0;
84             else
85                 douta <= douta_int;
86         end
87
88         always_ff @(posedge clkb) begin
89             if (rst)
90                 doutb <= '0;
91             else
92                 doutb <= doutb_int;
93         end
94     end else begin : gen_low_latency
95         // Direct output (1-cycle latency)
96         always_comb begin
97             douta = douta_int;
98             doutb = doutb_int;
99         end
100     end
101 endgenerate
102
103 endmodule

```

Listing 2: ChatGPT-Generated Dual Port RAM

C. Professional GPIO Reference (OpenTitan)

```
1 // PROFESSIONAL BENCHMARK: OpenTitan GPIO (Cleaned for Synthesis)
2 // Source: Derived from lowRISC OpenTitan 'gpio.sv'
3
4 // 1. PACKAGE DEFINITION
5 package gpio_pkg;
6     parameter int NumIOs = 32;
7 endpackage
8
9 // 2. MAIN MODULE
10 module opentitan_gpio
11     import gpio_pkg::*;
12 (
13     input  logic          clk_i,
14     input  logic          rst_ni,
15
16     // Register Interface (Simplified for Benchmarking)
17     input  logic          reg_we,
18     input  logic [31:0]   reg_addr,
19     input  logic [31:0]   reg_wdata,
20     output logic [31:0]   reg_rdata,
21
22     // GPIO Ports
23     input  logic [NumIOs-1:0] cio_gpio_i,
24     output logic [NumIOs-1:0] cio_gpio_o,
25     output logic [NumIOs-1:0] cio_gpio_en_o,
26
27     // Interrupt Output
28     output logic [NumIOs-1:0] intr_gpio_o
29 );
30
31 // Registers
32 logic [31:0] data_in_q;
33 logic [31:0] direct_out_q;
34
35 // Input Synchronization (Standard Double Flop for Safety)
36 logic [31:0] cio_gpio_sync_1;
37 logic [31:0] cio_gpio_sync_2;
38
39 always_ff @(posedge clk_i or negedge rst_ni) begin
40     if (!rst_ni) begin
41         cio_gpio_sync_1 <= '0;
42         cio_gpio_sync_2 <= '0;
43     end else begin
44         cio_gpio_sync_1 <= cio_gpio_i;
45         cio_gpio_sync_2 <= cio_gpio_sync_1;
46     end
47 end
48
49 // Edge Detection Logic
50 logic [31:0] event_rise;
51 logic [31:0] event_fall;
52
53 always_ff @(posedge clk_i) begin
54     data_in_q <= cio_gpio_sync_2;
55 end
56
```

```

57 assign event_rise = cio_gpio_sync_2 & ~data_in_q;
58 assign event_fall = ~cio_gpio_sync_2 & data_in_q;
59
60 // -----
61 // THE CRITICAL TEST: MASKED WRITES
62 // Professional code uses efficient bitwise logic in one cycle.
63 // -----
64 always_ff @(posedge clk_i or negedge rst_ni) begin
65     if (!rst_ni) begin
66         direct_out_q <= '0;
67     end else if (reg_we) begin
68         case (reg_addr[7:0])
69             8'h00: direct_out_q <= reg_wdata; // Direct Write
70
71             // Masked Lower: Update lower 16 bits based on upper 16 mask
72             8'h04: direct_out_q[15:0] <= (direct_out_q[15:0] & ~reg_wdata
[31:16]) | (reg_wdata[15:0] & reg_wdata[31:16]);
73
74             // Masked Upper: Update upper 16 bits based on upper 16 mask
75             8'h08: direct_out_q[31:16] <= (direct_out_q[31:16] & ~reg_wdata
[31:16]) | (reg_wdata[15:0] & reg_wdata[31:16]);
76         endcase
77     end
78 end
79
80 assign cio_gpio_o = direct_out_q;
81 assign cio_gpio_en_o = {32{1'b1}}; // All outputs enabled for this
test
82
83 // Interrupt Logic (Simplified for synthesis comparison)
84 // Hardcoded enables to force synthesis to keep the logic
85 logic [31:0] intr_ctrl_en_rising = 32'hFFFFFFFF;
86 logic [31:0] intr_ctrl_en_falling = 32'hFFFFFFFF;
87
88 always_ff @(posedge clk_i or negedge rst_ni) begin
89     if (!rst_ni)
90         intr_gpio_o <= '0;
91     else
92         intr_gpio_o <= (event_rise & intr_ctrl_en_rising) |
93             (event_fall & intr_ctrl_en_falling);
94 end
95
96 endmodule

```

Listing 3: OpenTitan GPIO Benchmark

D. AI-Generated GPIO (Claude Sonnet 4.5)

```

1 module gpio #( parameter int unsigned GpioWidth = 32 ) (
2     input logic clk_i, rst_ni,
3     input logic [GpioWidth-1:0] cio_gpio_i,
4     output logic // Professional GPIO Module with Interrupt Support
5 // Copyright (c) 2024. All rights reserved.
6 // Designed for 32-bit General Purpose Input/Output control
7
8 module gpio #(
9     parameter int unsigned GpioWidth = 32

```

```

10 ) (
11     input    logic                clk_i,
12     input    logic                rst_ni,
13
14     // Pad interface
15     input    logic [GpioWidth-1:0] cio_gpio_i,
16     output   logic [GpioWidth-1:0] cio_gpio_o,
17     output   logic [GpioWidth-1:0] cio_gpio_en_o,
18
19     // Register interface - Direct Write
20     input    logic                direct_out_we_i,
21     input    logic [GpioWidth-1:0] direct_out_data_i,
22     input    logic                direct_oe_we_i,
23     input    logic [GpioWidth-1:0] direct_oe_data_i,
24
25     // Register interface - Masked Write Upper [31:16]
26     input    logic                masked_out_upper_we_i,
27     input    logic [15:0]         masked_out_upper_data_i,
28     input    logic [15:0]         masked_out_upper_mask_i,
29     input    logic                masked_oe_upper_we_i,
30     input    logic [15:0]         masked_oe_upper_data_i,
31     input    logic [15:0]         masked_oe_upper_mask_i,
32
33     // Register interface - Masked Write Lower [15:0]
34     input    logic                masked_out_lower_we_i,
35     input    logic [15:0]         masked_out_lower_data_i,
36     input    logic [15:0]         masked_out_lower_mask_i,
37     input    logic                masked_oe_lower_we_i,
38     input    logic [15:0]         masked_oe_lower_data_i,
39     input    logic [15:0]         masked_oe_lower_mask_i,
40
41     // Interrupt configuration
42     input    logic [GpioWidth-1:0] intr_ctrl_en_rising_i,
43     input    logic [GpioWidth-1:0] intr_ctrl_en_falling_i,
44     input    logic [GpioWidth-1:0] intr_ctrl_en_lvlhigh_i,
45     input    logic [GpioWidth-1:0] intr_ctrl_en_lvllow_i,
46
47     // Interrupt status (write-1-to-clear)
48     input    logic                intr_state_we_i,
49     input    logic [GpioWidth-1:0] intr_state_data_i,
50     output   logic [GpioWidth-1:0] intr_state_o,
51
52     // Interrupt output
53     output   logic [GpioWidth-1:0] intr_o
54 );
55
56 //
57 // Internal Signals
58 //
59 logic [GpioWidth-1:0] gpio_out_q, gpio_out_d;
60 logic [GpioWidth-1:0] gpio_oe_q, gpio_oe_d;
61 logic [GpioWidth-1:0] gpio_in_sync1_q, gpio_in_sync2_q;
62 logic [GpioWidth-1:0] gpio_in_prev_q;
63 logic [GpioWidth-1:0] intr_state_q, intr_state_d;

```

```

64
65 // Edge detection signals
66 logic [GpioWidth-1:0] rising_edge, falling_edge;
67
68 //
=====
69 // Input Synchronization (Double-Flop for Metastability Protection)
70 //
=====

71 always_ff @(posedge clk_i or negedge rst_ni) begin
72     if (!rst_ni) begin
73         gpio_in_sync1_q <= '0;
74         gpio_in_sync2_q <= '0;
75         gpio_in_prev_q  <= '0;
76     end else begin
77         gpio_in_sync1_q <= cio_gpio_i;
78         gpio_in_sync2_q <= gpio_in_sync1_q;
79         gpio_in_prev_q  <= gpio_in_sync2_q;
80     end
81 end
82
83 //
=====

84 // Edge Detection Logic
85 //
=====

86 assign rising_edge  = gpio_in_sync2_q & ~gpio_in_prev_q;
87 assign falling_edge = ~gpio_in_sync2_q & gpio_in_prev_q;
88
89 //
=====

90 // GPIO Output Data Register Logic
91 //
=====

92 always_comb begin
93     gpio_out_d = gpio_out_q;
94
95     // Direct write has priority
96     if (direct_out_we_i) begin
97         gpio_out_d = direct_out_data_i;
98     end else begin
99         // Masked write upper [31:16]
100         if (masked_out_upper_we_i) begin
101             for (int i = 0; i < 16; i++) begin
102                 if (masked_out_upper_mask_i[i]) begin
103                     gpio_out_d[16+i] = masked_out_upper_data_i[i];
104                 end
105             end
106         end
107
108         // Masked write lower [15:0]
109         if (masked_out_lower_we_i) begin

```



```

110         for (int i = 0; i < 16; i++) begin
111             if (masked_out_lower_mask_i[i]) begin
112                 gpio_out_d[i] = masked_out_lower_data_i[i];
113             end
114         end
115     end
116 end
117
118
119 always_ff @(posedge clk_i or negedge rst_ni) begin
120     if (!rst_ni) begin
121         gpio_out_q <= '0;
122     end else begin
123         gpio_out_q <= gpio_out_d;
124     end
125 end
126
127 assign cio_gpio_o = gpio_out_q;
128
129 //
130 // =====
131 // GPIO Output Enable Register Logic
132 // =====
133
134 always_comb begin
135     gpio_oe_d = gpio_oe_q;
136
137     // Direct write has priority
138     if (direct_oe_we_i) begin
139         gpio_oe_d = direct_oe_data_i;
140     end else begin
141         // Masked write upper [31:16]
142         if (masked_oe_upper_we_i) begin
143             for (int i = 0; i < 16; i++) begin
144                 if (masked_oe_upper_mask_i[i]) begin
145                     gpio_oe_d[16+i] = masked_oe_upper_data_i[i];
146                 end
147             end
148         end
149         // Masked write lower [15:0]
150         if (masked_oe_lower_we_i) begin
151             for (int i = 0; i < 16; i++) begin
152                 if (masked_oe_lower_mask_i[i]) begin
153                     gpio_oe_d[i] = masked_oe_lower_data_i[i];
154                 end
155             end
156         end
157     end
158 end
159
160 always_ff @(posedge clk_i or negedge rst_ni) begin
161     if (!rst_ni) begin
162         gpio_oe_q <= '0;
163     end else begin
164         gpio_oe_q <= gpio_oe_d;

```

```

164     end
165 end
166
167 assign cio_gpio_en_o = gpio_oe_q;
168
169 //
170 // =====
171 // Interrupt Detection Logic
172 // =====
173
174 logic [GpioWidth-1:0] intr_detect;
175
176 always_comb begin
177     for (int i = 0; i < GpioWidth; i++) begin
178         intr_detect[i] = (intr_ctrl_en_rising_i[i] & rising_edge[i]) |
179                         (intr_ctrl_en_falling_i[i] & falling_edge[i]) |
180                         (intr_ctrl_en_lvlhigh_i[i] & gpio_in_sync2_q[i])
181                         |
182                         (intr_ctrl_en_lvllow_i[i] & ~gpio_in_sync2_q[i]
183     );
184     end
185 end
186
187 //
188 // =====
189 // Interrupt State Register (Write-1-to-Clear)
190 // =====
191
192 always_comb begin
193     intr_state_d = intr_state_q;
194
195     // Set interrupt bits when detected
196     intr_state_d = intr_state_q | intr_detect;
197
198     // Clear interrupt bits on write-1-to-clear
199     if (intr_state_we_i) begin
200         intr_state_d = intr_state_d & ~intr_state_data_i;
201     end
202 end
203
204 always_ff @(posedge clk_i or negedge rst_ni) begin
205     if (!rst_ni) begin
206         intr_state_q <= '0;
207     end else begin
208         intr_state_q <= intr_state_d;
209     end
210 end
211
212 assign intr_state_o = intr_state_q;
213 assign intr_o = intr_state_q;
214
215 //
216 // =====

```

```

210 // Assertions for Verification
211 //
=====
212 `ifndef SYNTHESIS
213 // Check that direct and masked writes don't occur simultaneously
214 always_ff @(posedge clk_i) begin
215     if (rst_ni) begin
216         assert (!(direct_out_we_i && (masked_out_upper_we_i ||
217 masked_out_lower_we_i)))
218         else $error("Direct and masked GPIO output writes should not
219 occur simultaneously");
220         assert (!(direct_oe_we_i && (masked_oe_upper_we_i ||
221 masked_oe_lower_we_i)))
222         else $error("Direct and masked GPIO OE writes should not occur
223 simultaneously");
224     end
225 end
226 `endif
227
228 endmodule ic [GpioWidth-1:0] cio_gpio_o, cio_gpio_en_o,
229 // ... [Additional Interface Ports] ...
230 );
231 // Software-style loop-based masking (Causes Logic Inefficiency)
232 always_comb begin
233     gpio_out_d = gpio_out_q;
234     if (masked_out_lower_we_i) begin
235         for (int i = 0; i < 16; i++) begin
236             if (masked_out_lower_mask_i[i]) begin
237                 gpio_out_d[i] = masked_out_lower_data_i[i];
238             end
239         end
240     end
241 end
242 endmodule

```

Listing 4: Claude-Generated GPIO with Loop-Based Masking