

EXAMPLE

Introduction

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Ut purus elit, vestibulum ut, placerat ac, adipiscing vitae, felis. Curabitur dictum gravida mauris. Nam arcu libero, nonummy eget, consectetuer id, vulputate a, magna. Donec vehicula augue eu neque.

Donec vehicula augue eu neque. Pellentesque habitant morbi tristique senectus et netus et malesuada fames ac turpis egestas. Mauris ut leo. Cras viverra metus rhoncus sem.

Cras viverra metus rhoncus sem. Nulla et lectus vestibulum urna fringilla ultrices. Phasellus eu tellus sit amet tortor gravida placerat. Integer sapien est, iaculis in, pretium quis, viverra ac, nunc. Praesent eget sem vel leo ultrices bibendum. Aenean faucibus.

Related Documents

Available from [repository name] (<https://www.github.com/repo-name>):

- Technical reference
- Hardware manual
- Design review
- Test criteria and evaluation
- The Holy Bible

Acknowledgements

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Ut purus elit, vestibulum ut, placerat ac, adipiscing vitae, felis. Curabitur dictum gravida mauris. Nam arcu libero, nonummy eget, consectetuer id, vulputate a, magna. Donec vehicula augue eu neque. Pellentesque habitant morbi tristique senectus et netus et malesuada fames ac turpis egestas. Mauris ut leo. Cras viverra metus rhoncus sem.

Cras viverra metus rhoncus sem. Nulla et lectus vestibulum urna fringilla ultrices. Phasellus eu tellus sit amet tortor gravida placerat. Integer sapien est, iaculis in, pretium quis, viverra ac, nunc. Praesent eget sem vel leo ultrices bibendum. Aenean faucibus. Morbi dolor nulla, malesuada eu, pulvinar at, mollis ac, nulla.

Example System Documentation

Document Title

2025 Example Organisation

Version 1.0
Last Updated 2025/03/11
Date Created 2025/03/11

Date	Changes Made	Made By
2024/12/04	Create initial document	Matthew Ricci

Contents

1	Section	4
1.1	Subsection	4
1.1.1	Subsubsection	4
1.1.2	Subsubsection	4
1.1.3	Subsubsection	4
1.1.4	Subsubsection	4
1.2	Subsection	4
1.3	Subsection	4
1.4	Subsection	4
1.5	Subsection	4
2	Firmware Architecture	5
3	Memory and Bus Architecture	6
3.1	System Architecture	6
4	References	7
5	Appendix	8
A	Appendix Item	8
B	Appendix Item	9

Introduction

Document descriptions at 10,000 ft [1] and 30,000 ft [1], [2], [3].

1 Section

1.1 Subsection

1.1.1 Subsubsection

1.1.2 Subsubsection

1.1.3 Subsubsection

1.1.4 Subsubsection

1.2 Subsection

1.3 Subsection

1.4 Subsection

1.5 Subsection

EXAMPLE

2 Firmware Architecture




Figure 2.1: Australis Firmware system architecture

3 Memory and Bus Architecture

3.1 System Architecture

In STM32F405xx/07xx and STM32F415xx/17xx, the main system consists of 32-bit multilayer AHB bus matrix that interconnects:

- Eight masters:
 - Cortex®-M4 with FPU core I-bus, D-bus, and S-bus
 - DMA1 memory bus
 - DMA2 memory bus
 - DMA2 peripheral bus
 - Ethernet DMA bus
 - USB OTG HS DMA bus
- Seven slaves:
 - Internal flash memory ICode bus
 - Internal flash memory DCode bus
 - Main internal SRAM1 (112 KB)
 - Auxiliary internal SRAM2 (16 KB)
 - AHB1 peripherals including AHB to APB bridges and APB peripherals
 - AHB2 peripherals
 - FSMC

The bus matrix provides access from a master to a slave, enabling concurrent access and efficient operation even when several high-speed peripherals work simultaneously. The 64-Kbyte CCM (core coupled memory) data RAM is not part of the bus matrix and can be accessed only through the CPU. This architecture is shown in Figure 1.

EXAMPLE DOCUMENT
(totally not stolen from RM0090)

4 References

- [1] M. Ricci, *How to tame an avionics engineer*. Enguhneering-Blog. Accessed: Dec. 10, 2024. [Online]. Available: <https://silkroad.market>.
- [2] B. Alexander, *How not to land a rocket*. RIP Omega. Accessed: Aug. 24, 2024. [Online]. Available: <https://whitecliffs.gg>.
- [3] H. Begg, "Leaving team chats," *Journal of Absolute Bozos*, vol. 10, no. 4, pp. 1111–2222, Jan. 1970.

EXAMPLE

5 Appendix

Appendix A: Appendix Item

EXAMPLE

Appendix B: Appendix Item

EXAMPLE