# AUSTRALIS

# [System Name] Documentation [Documentation Title]

[ORG TITLE]

Version	1.0
Last Updated	2025/03/10
Date Created	2024/12/10

Date	Changes Made	Made By
2024/12/04	Create initial document	Matthew Ricci

The same of the sa

### **Contents**

1	Sect	ion
	1.1	Subsection
		1.1.1 Subsubsection
		1.1.2 Subsubsection
		1.1.3 Subsubsection
		1.1.4 Subsubsection
	1.2	Subsection
	1.3	Subsection
	1.4	Subsection
	1.5	Subsection
2	Firm	ware Architecture
3	Mem	nory and Bus Architecture
	3.1	System Architecture
4		erences
5	App	endix
	Α	Appendix Item
	В	Appendix Item

#### Introduction

Document descriptions at  $10,000\,\mathrm{ft}$  [1] and  $30,000\,\mathrm{ft}$  [1], [2], [3].

#### 1 Section

- 1.1 Subsection
- 1.1.1 Subsubsection
- 1.1.2 Subsubsection
- 1.1.3 Subsubsection
- 1.1.4 Subsubsection
- 1.2 Subsection
- 1.3 Subsection
- 1.4 Subsection
- 1.5 Subsection



[Documentation Title] Firmware Architecture

#### 2 Firmware Architecture

Australis Firmware Australis Interface

Australis Extra

Target¹

State

Devices

Australis Core

Australis Core layer

Australis Target layer

Figure 2.1: Australis Firmware system architecture



<sup>&</sup>lt;sup>1</sup> Target component is implementation specific.

#### 3 Memory and Bus Architecture

#### 3.1 System Architecture

In STM32F405xx/07xx and STM32F415xx/17xx, the main system consists of 32-bit multilayer AHB bus matrix that interconnects:

- · Eight masters:
  - Cortex®-M4 with FPU core I-bus, D-bus, and S-bus
  - DMA1 memory bus
  - DMA2 memory bus
  - DMA2 peripheral bus
  - Ethernet DMA bus
  - USB OTG HS DMA bus
- · Seven slaves:
  - Internal flash memory ICode bus
  - Internal flash memory DCode bus
  - Main internal SRAM1 (112 KB)
  - Auxiliary internal SRAM2 (16 KB)
  - AHB1 peripherals including AHB to APB bridges and APB peripherals
  - AHB2 peripherals
  - FSMC

The bus matrix provides access from a master to a slave, enabling concurrent access and efficient operation even when several high-speed peripherals work simultaneously. The 64-Kbyte CCM (core coupled memory) data RAM is not part of the bus matrix and can be accessed only through the CPU. This architecture is shown in Figure 1.

EXAMPLE DOCUMENT (totally not stolen from RM0090)

[Documentation Title] References

#### 4 References

[1] M. Ricci, *How to tame an avionics engineer.* Enguhneering-Blog. Accessed: Dec. 10, 2024. [Online]. Available: https://silkroad.market.


- [2] B. Alexander, *How not to land a rocket.* RIP Omega. Accessed: Aug. 24, 2024. [Online]. Available: https://whitecliffs.gg.
- [3] H. Begg, "Leaving team chats," *Journal of Absolute Bozos*, vol. 10, no. 4, pp. 1111–2222, Jan. 1970.



[Documentation Title] Appendix

## 5 Appendix

Appendix A: Appendix Item



[Documentation Title] Appendix

#### Appendix B: Appendix Item

