January 8, 2018 1:05 PM

Controllers vs CPUs

- CPU: Central Processing Unit, a computational engineController: a simple or partial CPU used to manage a machine (not a computer)

January 10, 2018 1:05 PM

Computers have ports

- Logical ports can and often do outnumber physical ports

System Board

- CPU
- ROM, read only memory, has libraries to help CPU
- RAM, slow memory (still fast relatively)
- Cache, fast memory
- Bus can only have one byte on it at a time
 - CLK (clock) regulates how quickly new bytes can access the bus
- Power Supply
 - Converts current from the home into the steady current needed in the PC
- CPU
 - Math, logic, data, movement, loops
 - CPU clock
 - Byte (word) movement within the CPU chip
 - Instruction execution within the CPU chip
 - Influence does not reach outside of CPU chip
 - o Primarily connected to the cache and PCI slots to increase performance
 - o It is a computation engine without intelligence
 - Input: single atomic instruction
 - Action: compute a result
 - Output: the result
 - Basic contents
 - ALU (Arithmetic Logic Unit)


- Registers
 - ☐ Fast live memory locations
- IP (instruction pointer)
 - Points to the next instruction
- IR (instruction register)
 - Stores current instruction
- On-board Cache
 - Specially constructed for speed
- ROM
 - Used to store built-in instructions, additional instructions for the CPU
- Battery
 - Used to help keep the CMOS parameters (including time)
- RAM
 - Volatile main memory bank, large and slow
- Bus
 - o A common road for data that interconnects all devices on the motherboard
- CLK
 - Beats the processing cycle (2 of them)
- Slot
 - Connects to devices external to the motherboard through cards
 - o PCI
 - Faster
 - o ISA
 - Slower
- Communication Pathways
 - o Purpose

- Method by which we can interconnect components
- Some run in parallel to CPU, some need the CPU
- o Formation
 - Composed of multiple wires, each wire for 1 bit
 - Each wire carries a signal independently of the other, therefore parallel
- Many pathways exist
 - System Buses, Data Bus, CPU Bus, connector wires
- Bit is either 1 or 0
 - o Byte is 8 bits
 - o Register is n bits usually larger than a byte, smallest addressable group of bits
- Everything in the computer is binary

January 15, 2018

1:04 PM

Assume word to be 32 bit



- Tabular Coding: an ad-hock mapping of a byte or word to some meaning
- Binary numbers are true numbers in the mathematical sense, supporting +-/* etc...
- Every 4 bits are equal to 1 hex digit
- Every 3 bits are equal to 1 octal digit
- If a number is carried past the defined type size it is an Arithmetic Overflow
 - o e.g. if the correct answer is 11001, the arithmetic overflow answer will be 1001
 - A bit has gotten lost
- 2's complement notation
 - o Take the #
 - o Flips the bits
 - Add 1
 - e.g: 00101
 - Becomes 11010
 - Add 1, 11011
 - Ignore the overflow when subtracting
 - o To do 10's complement take the factor of 10 one larger and subtract
 - e.g -12 becomes 100-12=88

Data Types

- Implementing a data type
 - Logical description
 - The theoretical type(int, real, char)
 - Definition of how it behaves
 - Defined by operations and operators
 - Physical Construction
 - The data structure in byte format
 - A Circuit that implements the algorithms
- A string is a bunch of bytes concatenated together
 - Each byte is a letter or symbol
 - o The string starts with a byte showing how many letters or symbols are in the String
 - Once its read that many it stops

January 17, 2018 1:03 PM

Circuits

- Logic Gate & Wires
 - o Logic Gate
 - Simple machine with inputs and outputs
 - Same input will always yield same output
 - Not, And, Or, Xor, Nand, Nor
 - ☐ As many inputs, only one output
 - □ Xor is false if X and Y are both true
 - □ 0 is false, 1 is true
 - Unidirectional
 - o Gates can be combined with wires to form more complex systems
 - These are called circuits
 - o Decoder is like a truth table or takes a binary and gives an int
 - o Encoder is like integers to binary
- Truth Tables and Circuits
- Basic Combinatorial Circuits
- ROM
 - Read only memory
 - o Stores info like the Ascii table
 - o Can store logic which can be executed by the machine at a later time
 - o PLA
 - Programmable Array Logic
 - o PAL
 - Programmable Logic Array

January 22, 2018 1:03 PM

What is data

- nat is data
 Information

 Letters, numbers, web pages, etc...

 Used to be represented by light bulbs

 The Bit

 Binary value: 1 or 0

- Needs a constant flow of electricity
 Read
 Address Register: integer
 Mode Register: read flag
 Data Register: loaded from RAM Data will be copied from RAM at integer address


 Mode

- Unita mega--
 Write
 Address Register: integer
 Mode Register: write flag
 Data Register: data

- O Data Kegister. Uaua

 2 types
 Video buffer on RAM
 Pointer than points to a graphics card
 A flip flop circuit is used to save
 Flip flop uses the clock to regulate the flow of data
 Data is saved to the Q output





January 24, 2018 1:06 PM

Register

- A self contained unit storing a single data value
- Similar properties to RAM
 - o Can write to it
 - o Can read to it
 - Stores a word of data (32 bits)
- Different from RAM
 - o It is located in the CPU
 - o It is the fastest memory in the computer
 - o Instead of an address is uses a sequencer
- Two kinds
 - o General Purpose
 - Used like a variable
 - It can store a value temporarily
 - Connected only to the bus
 - o Specific Purpose
 - A register that is connected to another machine
 - Its input or output has a particular function (since it is connected to another machine)
- Data coming out of the CPU is slowed down to the clock speed of the RAM
- Sequencer is connected to every register who tells the registers when they can communicate
 - o So only when the clk and the sequencer send true can the register access the bus

Circular Bus

- Helps resolve the issue of feedback loops with registers

January 29, 2018 12:38 PM

ALU

- Has two input registers (L and R)
- Has two output registers (A-out and Status)
- Has another input that says whether to add, subtract, multiply, etc...
- Arithmetic Logic Unit
 - o Performs mathematical operations
 - Only addition and subtraction
 - Special hardware needed for multiplication and division (co-processor)
 - Performs logic operations
 - Equal, not equal, greater than, less than
- L, R, A-out follow the same format
 - o Signed registers, or
 - Two's complement registers (assume this)
- Status is a series of bit flags
 - Each bit in the register measures a true/false property of a-out: zero? Negative?
 Overflow?
 - o Changes depending on inputs
- L and R also have 2's complements that can be selected
- To check if the output is 0 take the output from A and see if they're all 0's
- To check if A-out is negative check if the leftmost digit is 0 or 1, 1 is negative, 0 is positive
- To check for overflow, evaluate the initial values of the registers

Co-Processor

- Floating or fixed point numbers have different circuitry
 - o This requires different registers and ALU
 - Normally done in a co-processor
 - Unlike an in, the 32bit code is broken into a sign, exponent, and mantissa (number being multiplied for Scientific Notation(significand))
- Collection of CPU and Co-Processor and other bits known as the chip-set
 - o All run at the same speed
- Basic Addition Algorithm
 - o Normalize number
 - o Round if necessary
 - o Shift values to same exponent
 - o Add bases
 - Normalize result
 - o Round if necessary
 - o Update the sign
- Basic Multiplication Algorithm
 - o Remove exponent bias
 - Match exponents
 - Multiply bases
 - o Normalize and round if needed
 - Update the sign

Micro-Instructions/Micro-Code

- Macro View
 - o Each instruction from RAM is loaded into the CPU on at a time and executed one at a time
- Micro View
 - Each instruction is composed of series of simpler steps, known as Micro Instructions
 - The clock ticks for each of these simpler steps
- What is an instruction
 - o An atomic command
 - o A formatted string of binary
 - o A CPU can only execute one command at a time
 - o Instructions are stored in RAM
 - CPU downloads 1 instruction at a time and executes that instruction
 - Programs/algorithms are made out of these instructions



Throw away the leading 1 to end up with a fractional mantissa of 000101001

True exponent: 6 (note we can drop the 1 bit as well) Biased exponent = $6+127=133_{10}=10000101_2$. The number is negative, the sign bit is 1.

Write the sign bit, exponent and mantissa in the IEEE format:

1 10000101 000101001000000000000000

Note that the fractional mantissa had only 9 bits, so we had to add zeros at the right nd to get a 23-bit mantissa as required by the IEEE single precision format.

Basic Representation

Show the IEEE 754 binary representation of the number $-0.75_{\rm ten}$ in single and double precision

The number -0.75_{ten} is also

It is also represented by the binary fraction:

 $-11_{two}/2_{ten}^{2}$ or -0.11_{two}

In scientific notation, the value is

 $-0.11_{two} \times 2^{0}$

and in normalized scientific notation, it is

$$-1.1_{two} \times 2^{-1}$$


The general representation for a single precision number is

 $(-1)^S \times (1 + Significand) \times 2^{(Exponent - 127)}$

and so when we add the bias 127 to the exponent of $-1.1_{\rm two} \times 2^{-1}$, the result

 $(-1)^1 \times (1 + .1000\ 0000\ 0000\ 0000\ 0000\ 0000_{\rm two}) \times 2^{(126-127)}$

The single precision binary representation of $-0.75_{\rm ten}$ is then



The double precision representation is

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 11 bits 20 bits

32 bits

Try adding the numbers 0.5_{ten} and -0.4375_{ten} in binary using the algorithm in Figure 4.44.

Let's first look at the binary version of the two numbers in normalized scientific notation, assuming that we keep 4 bits of precision:

$$\begin{array}{llll} 0.5_{\rm ten} & = & 1/2_{\rm ten} & = & 1/2^1_{\rm ten} \\ & = & 0.1_{\rm two} & = & 0.1_{\rm two} \times 2^0 & = & 1.000_{\rm two} \times 2^{-1} \\ -0.4375_{\rm ten} & = & -7/16_{\rm ten} & = & -7/2^4_{\rm ten} \\ & = & -0.0111_{\rm two} = -0.0111_{\rm two} \times 2^0 = -1.110_{\rm two} \times 2^{-2} \end{array}$$

Now we follow the algorithm:

Step 1. The significand of the number with the lesser exponent (– 1.11_{two} $\times 2^{-2}$) is shifted right until its exponent matches the larger number:

. . . .

Now we follow the algorithm:

Step 1. The significand of the number with the lesser exponent (– 1.11_{two} $\times 2^{-2}$) is shifted right until its exponent matches the larger number:

$$-1.110$$
,.... $\times 2^{-2} = -0.111$,.... $\times 2^{-1}$

Step 2. Add the significands:

$$1.0_{\rm two} \times 2^{-1} + (-0.111_{\rm two} \times 2^{-1}) = 0.001_{\rm two} \times 2^{-1}$$

Step 3. Normalize the sum, checking for overflow or underflow:

$$\begin{array}{ll} 0.001_{\rm two} \times 2^{-1} = & 0.010_{\rm two} \times 2^{-2} = 0.100_{\rm two} \times 2^{-3} \\ & = & 1.000_{\rm two} \times 2^{-4} \end{array}$$

Since $127 \ge -4 \ge -126$, there is no overflow or underflow. (The biased exponent would be -4+127, or 123, which is between 1 and 254, the smallest and largest unreserved biased exponents.)

Step 4. Round the sum:

$$1.000_{\text{two}} \times 2^{-4}$$

The sum already fits exactly in 4 bits, so there is no change to the bits due to rounding.

This sum is then

$$1.000_{\text{two}} \times 2^{-4} = 0.0001000_{\text{two}} = 0.0001_{\text{two}}$$

= $1/2^4_{\text{ten}} = 1/16_{\text{ten}} = 0.0625_{\text{ten}}$

This sum is what we would expect from adding 0.5_{ten} to -0.4375_{ten} .

Multiplication Example

Let's try multiplying the numbers 0.5_{ten} and -0.4375_{ten} using the steps in Figure 4.46.

Answer

In binary, the task is multiplying $1.000_{two} \times 2^{-1}$ by $-1.110_{two} \times 2^{-2}$.

Step 1. Adding the exponents without bias:

$$-1 + (-2) = -3$$

or, using the biased representation:

$$(-1 + 127) + (-2 + 127) - 127 = (-1 - 2) + (127 + 127 - 127)$$

= $-3 + 127 = 124$

Step 2. Multiplying the significands:

$$\begin{array}{c} 1.000_{\rm two} \\ \times & 1.110_{\rm two} \\ \hline 0000 \\ 1000 \\ \hline 1000 \\ \hline 1110000_{\rm two} \\ \end{array}$$

The product is $1.110000_{two} \times 2^{-3}$, but we need to keep it to 4 bits, so it is $1.110_{\text{two}} \times 2$

Step 3. Now we check the product to make sure it is normalized, and then check the exponent for overflow or underflow. The product is already normalized and, since $127 \ge -3 \ge -126$, there is no overflow or underflow. (Using the biased representation, $254 \ge 124 \ge 1$, so the exponent fits.)

Step 4. Rounding the product makes no change:

$$1.110_{\text{two}} \times 2^{-3}$$

Step 5. Since the signs of the original operands differ, make the sign of the product negative. Hence the product is

$$-1.110_{\text{two}} \times 2^{-3}$$

Converting to decimal to check our results:

$$-1.110_{\text{two}} \times 2^{-3} = -0.001110_{\text{two}} = -0.00111_{\text{two}}$$


= $-7/2^{5}_{\text{ten}} = -7/32_{\text{ten}} = -0.21875_{\text{ten}}$


The product of 0.5_{ten} and -0.4375_{ten} is indeed -0.21875_{ten}.

February 7, 2018 1:04 PM

What is a control unit?

- Control Unit (CU) or sequencer
- A ROM-like structure that defines and executes the microcode for every instruction
- Op-code iterated through by the adder in the CU
- See lecture for slide 12





 $How \ to \ read \\ {}_{The \ PC \ is \ used \ to \ download \ an \ instruction \ from \ RAM \ into \ the \ IR. \ The \\ How \ to \ run \\ {}_{instruction \ is \ then \ sent \ to \ the \ CU \ to \ be "decoded" \ (into \ its \ microcode \ steps)} \\ {}_{and \ "executed" \ (by \ activating \ the \ correct \ sequence \ of \ gates \ per \ step)}.$

February 12, 2018 12:59 PM

Von Neumann Machine


- Simple computer

Classical CPU and Instructions

- One cycle is one micro code stepCPU execution is an infinite loop
- Execution Cycle
 - o Fetch
 - o Decode
 - o Execute
 - o Store Result
- IR pathways
 - $\circ\quad \mbox{Op code limits the range of addresses that can be}$


Instruction Flow

Evolution of the CPU




- iose ALU ending on instruction class Load/store: compute memory address R-Type: AND, OR, Sub, Add, set-on-less-than BEQ: uses subtraction

Pipeline as Optimized Architecture




FETCH Portion of CPU +4 since 32-bit instr. Instruction R-Format OP = Op-code RS = register source RT = second register source RD = register destination SHAMT = shift amount (jump) FUNCT = Function-code (i.e. sub-op-code) GATES?

LOAD Portion of CPU PARTIAL VIEW







Many different instruction classes can be executed at once. Dark lines show how a branch activates certain pathways.

February 19, 2018 1:02 PM

R2000 - 210000 MIPS

- Specifications: RISC ~ reduced instruction set
 - o 5 stage pipeline
 - Fetch instruction, load registers, ALU, cache, store
 - o Cache (n-byte guess load (dumb load))
 - o 32 bit instructions
 - Constant size to facilitate pipeline
 - 3 operand instructions
 - o 32 general purpose registers
 - o Minimum support for:
 - Status code register (uses general purpose register)
 - Stacks (only SP register Stack Pointer Register)
 - Subroutines (\$31 register is return address)
 - Interrupts (pre-defined memory location jump)
 - Exceptions (similar facility as with interrupts)

MIPS Design

- CPU design philosophies
 - CISC (complex instruction set computing)
 - Intel x86 and Motorola 680X0
 - Many powerful instructions (like: load n int to array)
 - □ Single instruction that can do many things
 - ☐ Instruction power = m clock ticks, such that m very large
 - Non or minimum pipeline capabilities (complexity)
 - o RISC (reduced instruction set computing)
 - MIPS(R2000, R10000)
 - Few and simple instructions (like: load R1 with 5)
 - ☐ Instruction = n clock ticks such that n is = 1 or close to that
 - □ Pipelines exist and can be optimized
 - o MIPS uses the RISC philosophy

Programs only Execute when...

- Source code version same as compiler
- Machine code output same as CPU instruction format on computer
- Program's loader version same as OS API on computer


Assembler

- Converts an assembler text file into a .o file
- And assembler program consists of
 - Assembler instructions
 - Assembler directives
 - Help control the assembling process and help the programmer in various ways
 - □ Comments, etc...

Two-Pass Assembly


- Pass 1: build symbol table
 - o Identify all labels
 - Determine offset address of all identifiers
- Pass 2: build machine language program
 - o Basic 1-to-1 map between assembly and machine code
 - $\circ \quad \text{With help from the symbol table} \\$
 - Remember all MIPS instructions are 32-bits long

Compiling



d. Jump Instruction

Converting an Instruction



address

100100

100101

and

000

	Instruction opcode	ALUOp	Instruction operation	Funct field	Desired ALU action	ALU control input
ŕ	LW	00	load word	XXXXXXX	add	010
ŀ	SW	00	store word	XXXXXXX	add	010
	Branch equal	01	branch equal	XXXXXXX	subtract	110
ŀ	R-type	10	add	100000	add	010

10

10

February 21, 2018 12:21 PM

Things to know about Assembler Programming

- Advanced assembler:
 - Access to internal OS routines
 - o Access to the control ROMS of all peripherals
- Take care of complexity explosion
 - o Keep it simple
 - o Modular programming with subroutines important
 - Use OS functions when useful
- Know how to use the registers and stack
 - o Use them over RAM
- .ascii gives no null
- .asciiz gives a null at the end
- Addressing Modes
 - Register Addressing
 - Operand is a register
 - E.g. add \$s1,\$s2,\$s3
 - o Base or Displacement Addressing
 - Operand is a memory location
 - Register + offset <- a constant
 - E.g. lw \$s1, 100(\$s2)
 - o Immediate Addressing
 - Operand is a constant (no addressing)
 - 16-bit constant
 - E.g. Addi \$s1, \$s2, 100
 - PC-Relative Addressing
 - Memory location = PC + offset <- a constant</p>
 - E.g. j 2500 or j label
 - Pseudo-Direct Addressing
 - Memory location = PC (top 6 bits) concat with 26-bit offset
 - Assumers 32-bit addressing
 - E.g. jal 2500 or jal label

February 26, 2018

1:05 PM

Forms of Data

- Immediate
 - o Data stored within an instruction
 - R1=R2+5; addi \$t1,\$t2,5 OP:9:10:5
- Variables
 - Data stored in RAM
 - Int X = 5; X:.word 5
- Register
 - o Data stored in a register
 - R1=X; lw\$t1,X OP:9:addr
- Stacked
 - Data stored on the run-time stack
 - Push(X);
- Heap
 - Data stored in the heap
 - Malloc(sizeof(int));
- All data must be copied into a register before it can be used by the CPU
- Built-in types
 - o Circuitry exists in the computer to implement these types
 - Character, integer, fixed point, unsigned, void *pointer, offset indexing
- Language types
 - o Circuitry does not exist in the computer to implement these types
 - These are instead simulated through algorithms and libraries from more primitive elements that are supported by circuitry
 - String, array, matrix, struct, list, tree, object, etc...

Example 1

.data b: .word 10 .word a: .word 0

C Language: a = b + c;

MIPS: lw \$t1, b lw \$t2, c add \$t0, \$t1, \$t2 sw \$t0, a

Note:

Cannot use variables directly in CPU

Example 2

f = (a + b) - (b + b)

Example 2

C Language:

$$f = (g + h) - (i + j);$$

MIPS:

lw \$s0, g lw \$s1, h lw \$s2, i lw \$s3, j add \$t0, \$s0, \$s1 add \$t1, \$s2, \$s3 sub \$s4, \$t0, \$t1 sw \$s4, f

Example 3

C Language:

$$g = h + A[8];$$

Assume the array A is of size 100 and contains 32-bit integer values.

MIPS:

Assume: \$s1=g, \$s2=h, \$s3=base address of array

Note: array simply means a contiguous block of memory (nothing more)

Example 4

C Language:

$$A[12] = h + A[8];$$

MIPS:

Assume similar setup from example 3.

lw \$t0, 32(\$s3) add \$t0, \$s2, \$t0 sw \$t0, 48(\$s3)

IF-THEN-ELSE

```
• if (i == j) f = g + h; else f = g - h;
```

```
# Assume f,i,j,g,h are $s0,$s3,$s4,$s1,$s2

bne $s3,$s4,Else  # go to Else if i != j
    add $s0,$s1,$s2  # f=g+h (skipped if i != j)
    j  Exit  # go to Exit

Else: sub $s0,$s1,$s2  # f=f-h (skipped if i == j)
Exit:
```

WHILE LOOP

```
while(save[i] == k) i = i + j;
```

```
# Assume i,j,k are $s3,$s4,$s5
# Save address in $s6

Loop: add $t1,$s3,$s3  # Temp reg $t1 = 2 * i
    add $t1,$t1,$t1  # Temp reg $t1 = 4 * i
    add $t1,$t1,$s6  # $t1 = save[i]
    lw $t0,0($t1)  # $t0 = save[i]
    bne $t0,$s5, Exit  # go to Exit if save != k
    add $s3,$s3,$s4  # i=i+j
    j Loop

Exit:
```

Example 5

```
C Language:
if (i == A[j])
{
    f = g + h;
} else {
    f = f - i;
}
```

```
MIPS:
Assume: $s0=i, $s1=j, $s2=f, $s3=g, $s4=h
$s5=base address of array
containing 16-bit integer numbers

add $t0, $s1, $s1 #calculate offset
add $t0, $t0, $s5 # base + offset
lh $t1, 0($t0)
bne $s0, $t1, L1 # could do beq also
add $s2, $s3, $s4
j Exit
L1: sub $s2, $s2, $s0
Exit: ...
```

March 19, 2018 12:57 PM

Sub-Routines

- Calling techniques
 - Register Based
 - Use registers a0 to a4 to pass arguments
 - Use registers v0 and v1 to return values
 - Stack Based
 - Passing parameters and returning results using the run-time stack
- The Anatomy of a Function
 - o Calling
 - JAL
 - Passing parameters
 - □ Stacking them or use the \$a registers
 - o Protecting registers locally
 - All registers you use in function get stacked to protect the calling environment
 - Returning
 - Restore the calling environment
 - Return value using \$v registers
 - **■** j
- The Elements
 - o Double-duty for general purpose registers that support procedures:
 - \$a0-\$a3: pass parameters
 - \$v0-\$v1: return values
 - \$ra : return address = PC+ 4
 - o The jump-and-link commands
 - JAL ProcedureAddress
 - ☐ Step 1: save current address into \$ra = PC + 4
 - ☐ Step 2: jump to ProcedureAddress
 - o The Return (jump register) Statement
 - Jr \$ra
- By Convention
 - o \$t registers not protected by the stack
 - Considered to be temporary registers
 - \$s registers are protected by the stack
 - Considered to be saved registers
 - o All other registers are optionally saved by the programmer
- Register Based method
 - Pros
 - Fast and easy to code
 - o Cons
 - Limited number of registers
- Run-time stack based
 - o Pros
 - Stack is very large so many parameters can fit
 - Simulates local variables when protection of registers are used
 - Drawback
 - Slows down program by increasing number of lines of code and the number of move operations

```
Example
```

Run-time stack based

```
Main: # result = calc(a,b,c,d);
        # Setup parameters using stack
        subi $sp, $sp, 16 # make room
        sw $t0, 12($sp)
                                        # assume t0=a
        sw $t1, 8($sp)
        sw $t2, 4($sp)
        sw $t3, 0($sp)
        # Call the subroutine
        jal calc # $ra <-- return address
        # Return values assumed in v0 or v1
        sw $v0, result
   # assume: on stack g, h, i, j
# Extra local variable $s0 = f
                                              Example
                                          with protection
    Calc: 1w
               $a0, 12($sp) # load the
               $a1, 8($sp)
$a2, 4($sp)
$a3, 0($sp)
          1w
          subi $sp,$sp,12
sw $t1,8($sp)
sw $t0,4($sp)
                              # protect 3 registers
# stack 3 registers (push)
          sw $s0,0($sp)
add $t0,$a0,$a1
                              # Do work: g+h
          add $t1,$a2,$a3
                              # subtract the two results
          add $v0,$s0,$zero # put answer in return register
lw $s0,0($sp) # pop stack
lw $t0,4($sp)
lw $t1,8($sp)
          addi $sp,$sp,28
                              # return
   Alternatively we could have pushed the result and popped it out in main.
```

March 21, 2018 1:04 PM

Small	Data

	.data			.text	
A:	.byte	'x'	Char:	lb \$t0, A	
B:	.word	10	Integer:	lw \$t0, B	
C:	.float	5.2	Float:	lw \$t0, C	

.double 5.2 Double: la \$s0, D

> 1st half: lw \$t0, 0(\$s0) 2nd half: lw \$t1, 4(\$s0)

Large Data

2D Array as .text 2D Array as .data

# int A3[10][2]	Addr: la \$t0, A3
A3: .space 80	CellSize: li \$s0,4
	RowSize: li \$s1,40
# first $40 = 1$ st row	# \$t1 = A3[5][1]
# second $40 = 2^{nd}$ row	# Let A3[n][m]
# int = 4 bytes	# Offset: \$s2 =
	(m*\$s1)+(n*\$s6
	Load: lw \$t1, 0(\$s2)

Passing large data as parameters

- How does C do it?

Char array[100];

Print(array);

Void print (char *p);

Notice we do not need to actually pass

the array, just the pointer

Medium Data

.data .text String: la \$t0, S .asciiz "hi" Get char: lb \$t1, 0(\$t0)

> # 1D Array Ex1:

.word 0,0,0,0 A1: Get: lw \$t1, 0(\$t0) A2: .space 40

A2 is array of 10 integer # or array of 40 characters

Large Data

Struct in .data area Struct in .text area

$\#$ struct {int x; double y;} z;	arra	that it looks like an ay except that the cells not the same size.
Z: .space 12		
5 400 ★ 1999 10 20 00 00 00 00 00 00 00 00 00 00 00 00	Z:	la \$t0, Z
H	X:	li \$s0, 0 # offset to X
# since int $=$ 4 bytes	Y:	li \$s1, 4 # offset to Y
# and double = 8 bytes	GetX:	add \$s2, \$t0, \$s0
	>	lw \$t1, 0(\$s2)

Passing large data as parameters

How does C do it: using pointers.

Char array[100]; array: .space 100

la \$t0, array print(array); subi \$sp, \$sp, 4 sw \$t0, 0(\$sp)

Void print(char *p); # use ptr in function

Passing large data as parameters

How can we pass struct: using variable

Assume: struct $\{int x; double y;\}\ z; \# size = 12 bytes$ Then:

la \$t0, z

lw \$t1, 0(\$t0) # get x

lw \$t2, 4(\$t0) # get first half of y # get second half of y lw \$t3, 8(\$t0)

subi \$sp, \$sp, 12 # make space

sw \$t1, 12(\$sp) # put x in the first spot, etc.

Simulating Local Variables

int a = 5;

Static

· LI \$t1,5

Global by .data

· LA \$t1, LABEL

- "call-by-reference" - LW \$t2, 0(\$t1)

Local by stack • LW \$t2, offset(\$SP)

- "call-by-value" or value can be a reference


- Pushed previously, we know offset number

March 26, 2018 1:08 PM

Recursive Procedures

- Problems:
 - o Limited number of registers
 - Multiple calls
 - Parameters for each call
 - Local variables
 - o Only one \$ra register
 - We need it for each return statement

Where data lives in MIPS



March 28, 2018 12:58 PM

Mars Limitations on Terminal Connections

- Only simulates one terminal connection
 - Text keyboard
 - o Text video


Terminal Connection

- Receiver control and transmitter control
 - Control interrupts
 - If interrupts = 1, ready = 0
- Receiver data and transmitter data
 - Send data in 8 bit size(1 byte)

CPU Execution Changes

- Exceptions
 - Any event that stops the normal flow of the CPU execution cycle. i.e. interrupting the <u>currently</u> <u>executing process</u> due to a <u>run-time</u> event, like error (overflow, divide by zero, etc...) or interrupt.
- Interrupt
 - Signal (throw)
 - An event purposely triggered by the <u>current</u> <u>process</u> to reroute the CPU to execute another process or function
 - o Trap (error)
 - An even purposely triggered by a <u>device</u> to reroute the CPU to execute another process or function

Flow Diagram



Device Operation:

- 1. Device updates S and D on device & copied to controller
- Waits a small unit of time and then downloads and reads C and D (possible data loss)

Polling Method:

- 1. CPU checks S for changes in a busy loop
- 2. If change then handle the case

Interrupt Method:

- If S or D updated signal CPU
- 2. CPU Task switch

Example Polling Code

GetChar:

lui \$a3, 0xffff CkReady: lw \$t1, 0(\$a3) andi \$t1, \$t1, 0x1 beqz \$t1, CkReady lw \$v0, 4(\$a3) jr \$ra #base address of memory map

#extract ready bit #if 1, then load char, else keep looping #load character from keyboard

#read from receiver control register

#return to place in program before function call

010101010X & 0000000001 -----0000000000X

Storage Conundrum

- We need fast and voluminous storage to run applications adequately
- Two issues
 - Speed of access
 - o Amount of storage
- Speed and storage physically work against each other when compared to cost in dollars
- Memory Hierarchy
 - To manage efficiently memory is organised into layers where each layer is optimally geared to execute program
 - Registers>Cache>RAM>Disk
 - o So why use cache?
 - To speed up the operation of the computer
 - Primary problem:
 - □ It is smaller than the program
 - o How to optimally load cache
 - Issues:
 - □ What to load?
 - □ How to address?
 - ☐ Hit to Miss ratio (cache miss rate)
 - Hit implies we find the instruction in the cache
 - Miss implies we need to go to the RAM
 - ♦ Address doesn't exist in cache
 - ☐ Cache miss/refill penalty
 - Wide Bus
 - □ 4 byte address
 - □ R/W
 - □ 16 byte data
 - Basically gets back a big block of instructions (like predictive returns kinda)
- Principle of Locality
 - Temporal Locality
 - Item will be referenced again soon
 - Example: Library and functions
 - o Spatial Locality
 - Adjacent items will probably be executed next
 - Example: Loops and functions
- How to fit RAM into cache
 - o Use modulo arithmetic to store addresses
 - $\circ \quad \mathsf{Block/RAM} \ \mathsf{address} \ \mathsf{mod} \ \mathsf{(number of cache blocks in the cache)}$

Amdahl's Law

 The speedup in performance is proportional to the new component and the actual fraction of work it carries out.

s = 1 / [(1 - f) + f/k]

Where:

- S is the speedup
- F is the fraction of work performed by the component
- K is the advertised speedup of the new component

Storage Comparison

Storage	Technology	Speed	Cost
CPU Registers	Flip-flops	1 – 5 ns	\$250 - \$300
Cache	SRAM – transistors + power	5 – 25 ns	\$100 - \$250
RAM	DRAM – capacitors + refresh	30 – 120 ns	\$5 - \$10
Disk	Magnetic charge – mechanical	10 Million ns – 20 million ns	\$0.1 - \$0.2

~ Per 100 Meg

Operations in a Miss

- 1. $IR = Cache[PC] \leftarrow Error: Miss$
- 2. MDR = RAM[PC] MDR= memory data register
- 3. Wait for RAM to complete read
- 4. Cache[PC] = MDR & update table
- 5. Restart the instruction (from cache)

Miss penalty = Cycles to upload data to cache Cost of miss = Miss frequency * Miss penalty Program speed = n + m*penalty, where n & m are no. of instructions

	n= instru	ictions found, m =	instructions missed
ex	V Tag	Data	Index V Tag

Index	V	Tag	Data
000	N		
001	N		
010	N		
011	N		
100	N		
101	N		
110	N		-
111	N		

a. The initial state of the cache after power-on

ndex	٧	Tag	Data
000	N		
001	N		
010	Υ	11 _{two}	Memory (11010 _{two})
011	N		
100	N		
101	N		
110	Y	10 _{two}	Memory (10110 _{two})
111	N		

c. After handling a miss of address (11010 $_{\mathrm{two}}$)

Index	V	Tag	Data
000	Υ	10 _{two}	Memory (10000 _{two})
001	N		
010	Y	11 _{two}	Memory (11010 _{two})
011	Y	00 _{two}	Memory (00011 _{two})
100	N		
101	N		
110	Y	10 _{two}	Memory (10110 _{two})
111	N		

e. After handling a miss of address (00011 $_{\mathrm{two}}$)

Index	V	Tag	Data
000	N		
001	N		
010	N		
011	N		
100	N		
101	N		
110	Υ	10 _{two}	Memory(10110 _{two})
111	N		

b. After handling a miss of address (10110 $_{two}$)


Index	٧	Tag	Data
000	Y	10 _{two}	Memory (10000 _{two})
001	N		
010	Y	11 _{two}	Memory (11010 _{two})
011	N		
100	N		
101	N		
110	Y	10 _{two}	Memory (10110 _{two})
111	N		

d. After handling a miss of address (10000 $_{\mathrm{two}}$)

Index	٧	Tag	Data
000	Y	10 _{two}	Memory (10000 _{two})
001	N		
010	Y	10 _{two}	Memory (10010 _{byo})
011	Y	00 _{two}	Memory (00011 _{two})
100	N		
101	N		
110	Y	10 _{two}	Memory (10110 _{two})
111	N		

f. After handling a miss of address (10010_{two}


Basic Access Architecture



Where:

- S is the speedup
- F is the fraction of work performed by the component
- K is the advertised speedup of the new component

Basic Access Architecture



April 11, 2018 1:18 PM

Virtual Memory

- Using the disk as a buffer
- We execute the programs function by function
 - So we only really need that function to be in memory and the data it uses (the rest of the program could still be on disk)
- Motivation
 - $\circ\quad A$ simulator for memory giving your computer the impression that it has more RAM
 - Removes the burden from a programmer in managing limited RAM
 - o VM helps to allow multiprocessing by simulating more space in RAM

Definitions

- Page
 - o A functional unit
 - o A variable sized space that can fit one entire function unit
- Frame
 - A fixed size space
 - o The OS divides RAM into frames
 - Makes RAM look like an array where each frame has an index from 0 to n