


A SoC is a complete system on a chip. A 'system' can include microprocessors, FPGAs, memory and peripherals.

The processor may be a custom or standard microprocessor, or it could be a specialized media processor for sound, modem or video applications. There may be multiple processors.

Processors are interconnected using a variety of mechanisms.

SoCs are found in every consumer product, from modems, mobile phones, DVD players, televisions and iPods.



One of the two main PCBs of an Apple iPhone. Main SoC is top, left-centre.




Fig. 3

An Apple SoC - Two ARM and 3 GPU cores. Made by arch rival Samsung.

**AT91SAM:** AT91SAM is an ARM-based SOC





Fig. 3

6


### SOC Example: Helium 210

The Helium 210 is a single chip Communications Processor (SOC). Used in many different ADSL and home networking products



# SoC Hardware Structure

## Various Hardware Options:



### SOC Developments Boards:


Mainly two types of SOC Developments Boards are available to work for the SOC development studies, and these boards are produced by the Altera (INTEL) and XILINX companies.

XILINX provides Zynq SOC development boards.


The Altera's SOC development board is named as **DE1-SOC, DE2-SOC**



→the board we'll use




→Altera(Intel) board



→ PCBs


## System-on-a-Board



→ SOC:



# System-on-Chip (SoC)







Zynq-7000 SOC comprises two main parts:


a Processing System (PS) formed around a dual-core ARM Cortex-A9 processor, and Programmable Logic (PL), which is equivalent to that of an FPGA.

It also features integrated memory, a variety of peripherals, and high-speed communications interfaces.

The PL section is ideal for implementing high-speed logic, arithmetic and data flow subsystems, while the PS supports software routines and/or operating systems, meaning that the overall functionality of any designed system can be appropriately partitioned between hardware and software.

Links between the PL and PS are made using industry standard Advanced eXtensible Interface (AXI) connections.

## A Simplified Model of the Zynq Architecture



## Simplified Hardware Architecture of an Embedded SoC





Figure 2-3: Hardware architecture of SOC

# Mapping of an Embedded SoC Hardware Architecture to Zynq



The processor can be regarded as the central element of the hardware system.

The software system (a software ‘stack’) is run on the processor, comprising applications (usually based on an Operating System (OS)), and with a lower layer of software functionality for interfacing with the hardware system.

Communication between system elements takes place via interconnections. These may be in the style of direct, point-to-point links, or buses serving multiple components.


In the latter case, a protocol is required to manage access to the bus.

Note that, although a single bus with connected peripherals is shown in Figure 2-3, a processor may serve several connected buses.

Peripherals are functional components residing away from the processor, and in general these perform one of three functions:

- (i) coprocessors — elements that supplement the primary processor, usually optimized for a certain task;
- (ii) cores for interacting with external interfaces, e.g. connecting to LEDs and switches, codecs, etc.; and
- (iii) additional memory elements.


## Basic Design Flow for Zynq SoC




Source: The




# The Zynq Processing System




# Simplified Block Diagram of the Application Processing Unit (APU)



# SIMD (Single Instruction Multiple Data) Processing in the NEON Media Processing Engine (MPE)




# Programmable Logic (PL) CLBs and IOBs



## Configurable Logic Block

Configurable Logic Blocks (CLB) are small, regular groupings of logic elements that are laid out in a two-dimensional array on the PL, and connected to other similar resources via programmable interconnects. Each CLB is positioned next to a switch matrix and contains two logic slices






→look Up Table(LUT):

A flexible resource capable of implementing (i) a logic function of up to six inputs; (ii) a small Read Only Memory (ROM); (iii) a small Random Access Memory (RAM); or (iv) a shift register. LUTs can be combined together to form larger logic functions, memories, or shift registers, as required.

a	b	c	$x = ab + \bar{b}c$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1


a) Truth Table




**Special Resources: DSP48E1s and Block RAMs:** In addition to the general fabric, there are two special purpose components: Block RAMs for dense memory requirements; and DSP48E1 slices for high-speed arithmetic.

Both of these resources are integrated into the logic array in a column arrangement, embedded into the fabric logic and normally in proximity to each other

## Programmable Logic (PL) BRAMs and DSP units





**Figure 2-12:** Arithmetic capabilities of the DSP48E1 slice

### Communications Interfaces


The more highly specified Zynq devices include GTX Transceivers, high-speed communications interface blocks which are embedded into the logic fabric.

These are dedicated silicon blocks (“Hard IP” blocks), and they are capable of supporting a number of standard interfaces including PCI Express, Serial RapidIO, SCSI and SATA.

GTX Transceivers are implemented as ‘quads’, i.e. groups of 4 individual channels, each of which comprises a dedicated Phase Locked Loop (PLL) for that channel, a transmitter, and a receiver.


Depending on the Zynq device and package chosen, rates of up to 12.5Gbps are supported.

The interfaces can be used to create connections to independent external devices such as networking equipment, hard disks, and further FPGA or Zynq devices.





# AXI Interconnects and Interfaces




ACP-Accelerator Coherency Port

SCU-Snoop Control Unit

S→Slave

M→Master

# Using Extended Multiplexed Input/Output (EMIO) to Interface Between PS and PL





## 8. ZYNQ SOC Hardware Design Using VIVADO

The screenshot shows the VIVADO HLx Editions software interface. The top bar displays the VIVADO logo and "HLx Editions". The main workspace is divided into three sections: "Quick Start", "Tasks", and "Learning Center".

- Quick Start:** Contains links for "Create Project", "Open Project", and "Open Example Project".
- Tasks:** Contains links for "Manage IP", "Open Hardware Manager", and "Xilinx Tcl Store".
- Learning Center:** Contains links for "Documentation and Tutorials", "Quick Take Videos", and "Release Notes Guide".


On the right side, there is a "Recent Project" panel listing two projects: "project\_1" and "project\_1", both associated with the user "C:\Users\user".

















Double Click on green areas
































➔ Now click on generate bitstream





project\_2.sdk - C/C++ - Xilinx SDK

File Edit Navigate Search Project Run Xilinx Window Help

Project Explorer

- design\_1\_wrapper.hw\_platform.0

design\_1\_wrapper.hw\_platform.0 Hardware Platform Specification

Design Information

Target FPGA Device: Zyd0

Part: xc7z010clg400-1

Created With: Vivado 2019.1

Created On: Sun Feb 23 04:16:09 2020

Address Map for processor ps7\_cortexa9 [0-1]

Cell	Base Addr	High Addr	Slave LT	Mem/Reg
ps7_intc_dint_0	0x001000	0x0011ff		REGISTER
ps7_gpio_0	0x000a00	0x000aff		REGISTER
ps7_scutimer_0	0x000600	0x0006ff		REGISTER
ps7_slvr_0	0x000000	0x0000ff		REGISTER
axi_gpio_0	0x120000	0x120fff	S_AXI	REGISTER
ps7_axiwr_0	0x000620	0x0006ff		REGISTER
ps7_crachec_0	0x002000	0x002fff		REGISTER
ps7_axic_0	0x000000	0x0000ff		REGISTER
ps7_axi_lmem_0	0x000000	0x000fff		FLASH
ps7_gmu_0	0x001000	0x001fff		REGISTER
ps7_axi_1	0x000900	0x0009ff		REGISTER
ps7_axi_0	0x000800	0x0008ff		REGISTER
ps7_axi_0	0x000a00	0x000aff		REGISTER
ps7_axi_0	0x000200	0x0002ff		REGISTER
ps7_axi_3	0x000c00	0x000cff		REGISTER
ps7_axi_2	0x000d00	0x000dff		REGISTER

Overview

Target Connections

- Hardware Server
- Linux TCF Agent
- QEMU SystemClient

Problems

0 items

SDK Log

20:26:34 INFO : Launching XSCT server: xsct.net -interactive C:\Users\user

20:26:34 INFO : XSCT server has started successfully.

20:26:34 INFO : Successfully done setting XSCT server connection channel

20:26:34 INFO : Successfully done setting SDK workspace

20:26:34 INFO : Registering command handlers for SDK TCF services

20:26:34 INFO : Processing command line option -hsuper C:/Users/user/Desktop

project\_2.sdk - C/C++ - Xilinx SDK

File Edit Navigate Search Project Run Xilinx Window Help

Project Explorer

- design\_1\_wrapper.hw\_platform.0
  - design\_1\_wrapper.bit
  - ps7\_int\_gpio.c
  - ps7\_int\_gpio.h
  - ps7\_init.c
  - ps7\_init.h
  - ps7\_init.html
  - ps7\_init.txt
  - system.hdf

design\_1\_wrapper.hw\_platform.0 Hardware Platform Specification

Design Information

Target FPGA Device: Zyd0

Part: xc7z010clg400-1

Created With: Vivado 2019.1

Created On: Sun Feb 23 04:16:09 2020

Address Map for processor ps7\_cortexa9 [0-1]

Cell	Base Addr	High Addr	Slave LT	Mem/Reg
ps7_intc_dint_0	0x001000	0x0011ff		REGISTER
ps7_gpio_0	0x000a00	0x000aff		REGISTER
ps7_scutimer_0	0x000600	0x0006ff		REGISTER
ps7_slvr_0	0x000000	0x0000ff		REGISTER
axi_gpio_0	0x120000	0x120fff	S_AXI	REGISTER
ps7_axiwr_0	0x000620	0x0006ff		REGISTER
ps7_crachec_0	0x002000	0x002fff		REGISTER
ps7_axic_0	0x000000	0x0000ff		REGISTER
ps7_axi_lmem_0	0x000000	0x000fff		FLASH
ps7_gmu_0	0x001000	0x001fff		REGISTER
ps7_axi_1	0x000900	0x0009ff		REGISTER
ps7_axi_0	0x000800	0x0008ff		REGISTER
ps7_axi_0	0x000a00	0x000aff		REGISTER
ps7_axi_0	0x000200	0x0002ff		REGISTER
ps7_axi_3	0x000c00	0x000cff		REGISTER
ps7_axi_2	0x000d00	0x000dff		REGISTER

Overview

Target Connections

- Hardware Server
- Linux TCF Agent
- QEMU SystemClient

Problems

0 items

SDK Log


20:26:34 INFO : Launching XSCT server: xsct

20:26:34 INFO : XSCT server has started su

20:26:34 INFO : Successfully done setting







project\_2.x86 - C/C++ - test\_test\_bsp/system.mss - Xilinx SDK

File Edit Navigate Search Project Run Xilinx Window Help

Project Explorer

- design\_1\_wrapper\_hw\_platform\_0
  - design\_1\_wrapper.bst
  - ps7\_init\_gpio.c
  - ps7\_init\_gpio.h
  - ps7\_init.c
  - ps7\_init.h
  - ps7\_init.mss
  - ps7\_init.hdf
  - system.hdf
  - test\_bsp
  - test\_bsp

test\_bsp

test\_bsp Board Support Package

Modify this BSP's Settings Re-generate BSP Sources

Target Information

This Board Support Package is compiled to run on the following target.

Hardware Specifications C:\Users\user\Desktop\ZYNG2\Project\project\_2\project\_2\_xilinx\design\_1\_wrapper\_hw\_platform\_0\system.hdf

Target Processor: ps7\_cortexa9\_0

Operating System

Board Support Package OS

Name: standalone

Version: 7.0

Description: Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.

Documentation: [standalone\\_v7.0](#)

Peripheral Drivers

Drivers present in the Board Support Package:

- axi\_gpio\_0 gpio [Documentation](#) [Import Examples](#)
- ps7\_gpio\_0 generic
- ps7\_gpio\_1 generic
- ps7\_gpio\_2 generic
- ps7\_gpio\_3 generic
- ps7\_cortexa9\_0 cortexa9\_axi [Documentation](#)
- ps7\_axi\_0 ddr3 [Documentation](#)
- ps7\_mmc\_0 generic

Overview Sources

Target Connections

- Hardware Server
- Linux TCF Agent
- QEMU TcfStubClient

Problems Console Properties SDK Terminal

SDK Log

20:26:34 INFO Launching XCT server: xct.bat -interactive C:\Users\user\Desktop

20:26:34 INFO XCT server has started successfully.

20:26:34 INFO Successfully done setting XCT server connection channel

20:26:34 INFO Successfully done setting SDK workspace

project\_2.x86 - C/C++ - test\_test\_bsp/system.mss - Xilinx SDK

File Edit Navigate Search Project Run Xilinx Window Help

Project Explorer

- design\_1\_wrapper\_hw\_platform\_0
  - design\_1\_wrapper.bst
  - ps7\_init\_gpio.c
  - ps7\_init\_gpio.h
  - ps7\_init.c
  - ps7\_init.h
  - ps7\_init.mss
  - ps7\_init.hdf
  - system.hdf
  - test\_bsp
  - test\_bsp

test\_bsp

test\_bsp Board Support Package

Modify this BSP's Settings Re-generate BSP Sources

Target Information

This Board Support Package is compiled to run on the following target.

Hardware Specifications C:\Users\user\Desktop\ZYNG2\Project\project\_2\project\_2\_xilinx\design\_1\_wrapper\_hw\_platform\_0\system.hdf

Target Processor: ps7\_cortexa9\_0

Operating System

Board Support Package OS

Name: standalone

Version: 7.0

Description: Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.

Documentation: [standalone\\_v7.0](#)

Peripheral Drivers

Drivers present in the Board Support Package:

- axi\_gpio\_0 gpio [Documentation](#) [Import Examples](#)
- ps7\_gpio\_0 generic
- ps7\_gpio\_1 generic
- ps7\_gpio\_2 generic
- ps7\_gpio\_3 generic
- ps7\_cortexa9\_0 cortexa9\_axi [Documentation](#)
- ps7\_axi\_0 ddr3 [Documentation](#)
- ps7\_mmc\_0 generic

Overview Sources

Target Connections

- Hardware Server
- Linux TCF Agent
- QEMU TcfStubClient

Problems Console Properties SDK Terminal

SDK Log

20:26:34 INFO Launching XCT server: xct.bat -interactive C:\Users\user\Desktop


20:26:34 INFO XCT server has started successfully.

20:26:34 INFO Successfully done setting XCT server connection channel

20:26:34 INFO Successfully done setting SDK workspace

20:26:34 INFO Registering command handlers for SDK TCF services

20:26:34 INFO Processing command line option -hugan C:\Users\user\Desktop\ZYNG2











project\_2.sdx - C/C++ - test\_led\_bsp/system.mss - Xilinx SDK

File Edit Navigate Search Project Run Xilinx Window Help

Project Explorer

- design\_1\_wrapper\_hw\_platform\_0
  - design\_1\_wrapper.bit
  - ps7\_init\_gpio.c
  - ps7\_init\_gpio.h
  - ps7\_init.c
  - ps7\_init.h
  - ps7\_init.hint
  - ps7\_init.txt
  - system.hdf
- test\_led
  - Binaries
  - Includes
  - Debug
  - LED\_test\_mss\_NCz
  - hwconfig
  - README.txt
  - Xilinx.spc
- test\_led\_bsp
  - BSP Documentation
  - ps7\_cortexa9\_0
  - Makefile
  - system.mss

led\_test\_bsp Board Support Package

Modify this BSP's Settings Re-generate BSP Sources

Target Information

This Board Support Package is compiled to run on the following target:

Hardware Specification: C:\Users\user\Desktop\ZYNG\Project\project\_2.sdx\design\_1\_wrapper\_hw\_platform\_0\system.hdf

Target Processor: ps7\_cortexa9\_0

Operating System

Board Support Package OS

Name: standalone

Version: 7.0

Description: Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.

Documentation: [standalone.v7.0](#)

Peripheral Drivers

Drivers present in the Board Support Package:

- axi\_gpio\_0 gpio [Documentation](#) [Import Examples](#)
- ps7\_axi\_0 generic
- ps7\_axi\_1 generic
- ps7\_axi\_2 generic
- ps7\_axi\_3 generic
- ps7\_cortexa9\_comp\_0 cortexa9ps\_dco [Documentation](#)
- ps7\_dci\_0 ddcps [Documentation](#)
- ps7\_dci\_0 generic [Documentation](#)

Overview | Source

Target Connections

- Hardware Server
- Linux TCF Agent
- QEMU TCGHostClient

Problems

Description	Resource	Auth	Location
1 item			
1 item (1 item)			

SDK Log

Time	Info	Message
20:26:34	INFO	Launching XSCT server: xsct.bat -interactive C:\
20:26:34	INFO	XSCT server has started successfully.
20:26:34	INFO	Successfully done setting XSCT server connection
20:26:34	INFO	Successfully done setting SDK workspace

project\_2.sdx - C/C++ - test\_led\_bsp/LED\_test\_mss\_NCz - Xilinx SDK

File Edit Navigate Search Project Run Xilinx Window Help

Project Explorer

- design\_1\_wrapper\_hw\_platform\_0
  - design\_1\_wrapper.bit
  - ps7\_init\_gpio.c
  - ps7\_init\_gpio.h
  - ps7\_init.c
  - ps7\_init.h
  - ps7\_init.hint
  - ps7\_init.txt
  - system.hdf
- test\_led
  - Binaries
  - Includes
  - Debug
  - LED\_test\_mss\_NCz
  - hwconfig
  - README.txt
  - Xilinx.spc
- test\_led\_bsp
  - BSP Documentation
  - ps7\_cortexa9\_0
  - Makefile
  - system.mss

LED\_test\_mss\_NCz

```
/*
 * First version
 *
 * This file contains
 * the Zynq Processor
 * Logic (PL). The
 *
 * The provided code
 * GPIO block, which
 */

/* Include Files */
#include "parameters.h"
#include "apb.h"
#include "status.h"
#include "xil_printf.h"

/* Definitions */
#define GPIO_DEVICE_ID XPAR_AXI2_APSD_R_DEVICID_0 /* GPIO device that LEDs are connected to */
#define LED_0 0 /* Initial LED value - 0000 */
#define LED_DELAY 1000000 /* Software delay length */
#define LED_CHANNEL 1 /* GPIO port for LEDs */
#define printf xil_printf /* smaller, optimised printf */

#define GPIO /* GPIO Device driver instance */

void LEDOutputExample(void)
{
    volatile int delay;
    int status;
    int led = LED; /* hold current LED value. Initialize to LED definition */
}
```

Task Console Properties SDK Terminal








→next we'll program the ARM microprocessor in the SOC:





## led\_test\_bsp Board

Modify this BSP's Settings

### Target Information

This Board Support Package contains the following hardware specifications and target processes:

### Operating System

Board Support Package Name: stans Version: 1.0 Description: Stans base Documentation: [Link](#)

### Peripheral Drivers

Drivers present in the BSP:

- axi\_gpio\_0
- ps7\_ahb\_0
- ps7\_ahb\_1
- ps7\_ahb\_2
- ps7\_ahb\_3
- ps7\_cortexa9\_comp\_0
- ps7\_ddr\_0
- ps7\_dmac\_0
- ps7\_dmac\_1
- ps7\_dmac\_2
- ps7\_dmac\_3
- ps7\_ethernet\_0

