

THEORETICAL BACKGROUND

> UART & Universal Asynchronous Receiver Transmitter & protocol:


- · BASICS OF VART > Universal Agrichmonous Recliver/Transmitter.
 - · VART is used for serial communication
 - · It is two wire communication protocol:
 - -> one we're is for transmission
 - -> second rulre is for reception
 - oData format & transmission speeds are configurable.
 - · Here, clack is not given for synchronisation
 - * UART transmission speed is should compared to parallel communication but it needs less blu interface for communication.



* Data Format of UART :-



- · Advantages of UART Protocol:
 - > ress physical interfacing.
- → semple to configure → Data seze is configurable
- > speed is configurable
- -> full Duplex mode can be configure by ture wires
- > Error identification Mechanism & one bit error can se identified 4.
- · Disadvantages of UART Protocol:
 - · Loul speed of communication
 - · start & stop but required
 - · Asynchronous communication
 - · Redundant bits are present. Estart bit + stop buts + parity but ?
 - o schematic Delign of UART :-



> INPUT PINS OF OUR DESIGN:-

- > Here Clk & rst are global Lignal
- > rx pin: whenever peripheral withthe communicate data to device wartrz it will sent data serially on rx pin. Here rx pin is input to our system
- > whenever user have a new data which it wants
 to communicate to the peripheral in that asse
 first it'll make send" high. so, whenever send
 is high marter & user 3 have new data and at
 the same time we'll also be specify the data
 at port dintx [7:0].

> OUT PUT PINS OF OUR DESIGN:


- > donetx and donerx: wenenever we complete reception of adata, "donerx" will become high. similarly,
 - "donet x" will be high. These tull are status pins.
- > The data that well communicate to a peripheral serially will be on the pin
- → Data will bl received on rx pin & will be given out on doutrx [7:0] 39.
 - · SUBSYSTEMS OF OUR DESIGN :
 - our system consults of told sublyettms one

is uartx 2 which handles the entire processor transmitting dotted to a peripheral 3 and other subsystem handles the entire process of receiving dotta from peripheral V·i°·z uartrx.

O CODE OF DESIGN !-

```
uart_top.sv
            × tb.sv
                      × Untitled 3
C:/Users/vshub/OneDrive/Desktop/xillinx projects/full adder/project_6/project_6.srcs/sources_1/new/uart_top.sv
     ■ ★ → % ■ 1 × // ■ ?
           timescale lns / lps
           1
           module uart_top
           # (
            parameter clk_freq = 10000000, //Mhz default frequency
            parameter baud rate = 9600
   7
             input clk, rst, //global signals
   9
   10
             input rx,
             input [7:0] dintx,
   11
             input send,
   12
             output tx,
   13
             output [7:0] doutrx,
   14
             output donetx,
   15
              output donerx
   16
               );
   17
    18
             uarttx
    19
             # (clk_freq, baud_rate)
             utx //pame of instance of module warttx
    20
             (Clk, rst, send, dintx, tx, donetx); //connecting ports
    21
    22
    23
             uartrx
             (clk_freq, baud_rate)
    24
             rtx //name of instance of module wartrx
    25
             (Clk, rst, rx, donerx, doutrx); //connecting ports
    26
              endmodule
     29 (
     30
     31
              module uarttx
     33 E
```

```
C:/Users/vshub/OneDrive/Desktop/xilinx projects/full adder/project_6/project_6.srcs/sources_1/new/uart_top.sv
Q 🕍 🛧 🖈
                              33 🖨
             module uarttx
 34
             # (
  35
             parameter clk_freq = 1000000, //MHz default frequency
  36
             parameter baud_rate = 9600
  37
  38
              input clk,rst, // Global signals
input send, // Signifies that user wants to send data when it becomes 1(high)
  39
  40
  41
              input [7:0] tx data, // Data we want to send on tx pin is given at this tx data pinv.i.s 8 bit data pin
   42
              output reg tx, //output port on which data is send serially during transmission of data
   43
              output reg donetx //when transmission of data completes this signals becomes high indicating that transmission is
   44
              );
   45
                localparam clkcount = (clk_freq/baud_rate); ///x helps in generation of clock signal for the specified baud rate
   46
    47
               integer count = 0;
    48
               integer counts = 0;
    49
               reg uclk = 0; //uclk is kept in same state until and unless our count reaches clkcount/2 and
    5.0
               /// after that it is inverted this is how we generate clock for specified band rate v.i.z denoted by well
    51
    52
               enum bit[1:0] {idle = 2'b00, start = 2'b01, transfer = 2'b10, done = 2'b11} state;
    53
     54
                 /////////uart_clock_generation
     55
                 always@(posedge clk) //sensitive to onboard clock
     56
     57 E O
                   begin
     58 🗇
                      if(count < clkcount/2)
           0
                        count <= count + 1;
     59 E
            0
     60
                       else begin
     61 (
                       count <= 0;
                        uclk <= -uclk;
      62
                      end
```



```
C:/Users/vshub/OneDrive/Desktop/xilinx projects/full adder/project_6/project_6.srcs/sources_1/new/uart_top.sv
              * X 6 6 X // 18 0
 93 (
                   transfer: begin
 94 ⊕ ○
                     if (counts <= 7) begin // count here is given of 7 from 0 to 7 and with each clock cycle of welk count
 95
                     //and din changes and gets transferred to tx serially with indices and as soon as count exceeds 7 we go to else state
 96
        0
 97
        0
                        tx <= din[counts]://at first uclk we send din[0] at second uclk tick we send din[1] and so on upto din[7]
        0
 98
                       state <= transfer;
 99 🖨
                     end
                     else //when count=8 means transmission is over
                     begin
 102
        0
                        counts <= 0; //default value
tx <= 1'bl; //default value</pre>
        0
         0
 104
                        state <= idle; "//default state
         0
 105
                       donetx <= l'bl; //high donetx signifies that whole data is being transferred
 106 🖨
 107 🖨
                   end
 108
109 O
                   default : state <= idle;
 110 🖨
                 endcase
               end
             end
  113
             endmodule
  1140
             115
  116
  117
              module uartrx
              parameter clk_freq = 1000000, //MHz by default clock frequency
  119
                                             // default output band rate
              parameter baud_rate = 9600
              input clk, //global signal input rst, //global signal
```

```
uart_top.sv
             × tb.sv
                        × Untitled 3
C:/Users/vshub/OneDrive/Desktop/xillinx projects/full adder/project_6/project_6.srcs/sources_1/new/uart_top.sv
 Q
                       X
                            ■ N X // ■ Q
 125
             input rst, //global signal
             input rx, //utilizing rx pin we will be receiving data from a peripheral
 126
             output reg done, //when we complete recieving all the data done will become high which indicates data is received
 127
 128
             output reg [7:0] rxdata //the data we have received will be send on rxdata for display.
 129
             );
 130
  131
              localparam clkcount = (clk_freq/baud_rate);
  132
  133
             integer count = 0:
  134
              integer counts = 0;
  135
  136
              red uclk = 0;
  137
               enum bit[1:0] {idle = 2'b00, start = 2'b01} state;
   138
   139
                /////////uart clock generation similar to DARITX
   140
                always@(posedge clk)
   141 (
                   begin
   142 🖯
                     if (count < clkcount/2)
   143 ⊕ ○
                       count <= count + 1;
           0
    144
                     else begin
    145 🖯
                       count <= 0;
    146 :
                       uclk <= -uclk;
           0
    147
                     end
    148 🖨
                   end
    149 @
    150 :
                 //Main FSM of our system wartex
     151
                  always@(posedge uclk)
            0
                   begin
     153 🖨
                      if (rst)
     154 🖯
                     rxdata <= 8'h00; //initialized to default value
     155 (
                     counts <= 0; //initialized to default value
            0
     156
```

```
C./Users/vshub/OneDrive/Desktop/xilinx projects/full adder/project_6/project_6.srcs/sources_1/new/uart_top.sv
                     X
                           155 (
                   begin
156
        0
                  rxdata <= 8'h00; //initialized to default value
157
        0
                  counts <= 0; //initialized to default value
158
        0
                  done <= l'b0; //initialized to default value
159 🖨
160
                  else
 161 🕀
                   begin
 162 0
                   case (state)
 163
 164 🖨
                   idle : //as rst signal gets low we jump to idle state
 165 □
                   begin
         0
 166 :
                   rxdata <= 8'h00;
 167
         0
                   counts <= 0;
         0
 168
                   done <= 1'b0;
 169
                   if (rx == 1'b0) //As default value of rx is 1 so to start data reception we must make rx=0 so in this line re're station
  170 ⊖ ○
  171
                   //if rx==0 i.e wheather to start reception
  172
                     state <= start: //as soon as rx becomes 0 we jump to start state
         0
  173
                   else
  174
                    state <= idle; //if rx is not 0 then remain in the idle state
  175 @ 0
  176 白
                   start: 7/reception of data starts with this state
  177 :
  178 🖨
                   begin
  179 €
                     if(counts <= 7)
  180 □
          0
                   rxdata <= {rx, rxdata[7:1]}; //implementing Right shift register( rx is being added to MSF and rest bits cets
  181 🖯
                    //shifted rightwards with current LSB getting discarded with each clock tick of welk
   182 :
          0
   183
                   else //as count reaches 8 ve execute else block
   184
   185 🖨
   186
                    begin
```

```
uart_top.sv*
              × tb.sv
                         × Untitled 3
C:/Users/vshub/OneDrive/Desktop/xilinx projects/full adder/project_6/project_6.srcs/sources_1/new/uart_top.sv
                         X
181 🖨
                  begin
182 :
        0
                  counts <= counts + 1; //incementing count</pre>
183
        0
                  rxdata <= {rx, rxdata[7:1]}; //implementing Right shift register( rx is being added to MSB and rest bits gets
 184
                  //shifted rightwards with current LSB getting discarded with each clock tick of uclk)
 185 🖨
 186
                  else //as count reaches 8 we execute else block
 187 🗇
                  begin
 188
        0
                  counts <= 0; //default value
 189
        0
                  done <= 1'bl; //high done bit indicated that reception of data is completed
 190
         0
                  state <= idle; //state restores itself to default
 191 🖨
 192 🖨
                  end
         0
 193 ;
                default : state <= idle;
 194 🖨
                endcase
  195 🖨
             end
  196 🖨
             end
  197 🖨
             endmodule
  198
  199
              interface uart_if;
                logic clk;
  201
               logic uclktx;
  202
                logic uclkrx;
  203
                logic rst:
  204
                logic rx;
   205
                logic [7:0] dintx;
   206
                logic send;
   207
                logic tx;
   208
                logic [7:0] doutrx;
   209
                logic donetx;
   210
                logic donerx;
```

```
uart_top.sv *
                                        × tb.sv *
                                                                          × Untitled 3
C:/Users/vshub/OneDrive/Desktop/xilinx projects/full adder/project_6/project_6.srcs/sim_1/new/tb.sv
                                ◆ → X ■ 10 × // 10 ♀
                                  //half duplex
                                  class transaction://primary purpose of transaction class is to include variable for all the input and output
       30
       4
       5
       6
                                      typedef enum bit [1:0] {write = 2'b00 , read = 2'b01} oper_type;//enum type allows us to detect type of operation it
       7
       8
                                        //write means we want to write data to a peripheral and read means we want to read data from a peripheral
       9
      10
                                         randc oper_type oper://oper is variable of type oper type declared above.oper is randomize by putting rand modifier as it
// may be assigned 0 or 1 after we call randomize() global signals clk and rst won't be added in transaction class instead
      12
                                         //they'll be added in testbench top and driver respectively
     13 0
                                         bit rx; //rx is data we receive from peripheral as rx may be 0 or 1 so it is declared of bit type
      140
                                           //we may add rand modifier for other input signals namely rx,tx,send but number of iterations will exceed and the is open tipe
       16
                                            // we have to add 3rd state v.i.2 randomized sate so inorder to avoid further complexity
       18
                                          rand bit [7:0] dintx;
       20
                                          bit send:
                                          bit tx:
                                          bit [7:0] doutrx;
                                           bit donetx;
        24
                                          bit doners;
                                           function void display (input string tag); // tag represents class name sending data

Sdisplay("[&Os] : oper : &Os send : &Ob TX DATA : &b RX IN : &Ob TX DOT : &Ob EX DOT : &b DOME TX : &Ob DOME EX :
```

```
uart_top.sv *
                × tb.sv * × Untitled 3
C://Users/vshub/OneDrive/Desktop/xillinx projects/full adder/project_6/project_6.srcs/sim_1/new/tb.sv
            0
                   tag, oper.name(), send, dintx, rx, tx, doutrx, donetx, donerx);
 32 0
                endfunction// %0s is for string v.i.z for tag (class name sending data)
 33
        0
  34 🖯
        0
               function transaction copy():// performing deep copy of transaction
  35
         0
                 copy = new();
         0
  36
                  copy.rx = this.rx;
         0
  37
                  copy.dintx = this.dintx;
  38
         0
                  copy.send = this.send;
         0
  39
                  copy.tx = this.tx;
  40
                  copy.doutrx = this.doutrx;
  41
                  copy.donetx = this.donetx;
  42
                   copy.donerx = this.donerx;
   43
                  copy.oper = this.oper;
   44 🖨
                endfunction
   45
   46 @
               endclass
   47
               class generator; //generator class
   48 🖯
   49
                transaction tr; //creating handler for transaction
   50
                mailbox # (transaction) mbx; //mailbox is required for sending data from generator to a driver
   51
   52
   53
                event done; //done is used to convey information to our testbench top that we have completed sending
    54
                                //requested number of transactions
    55
    56
                 int count = 0;//stores the number of iterations user requests
                 event drvnext; //used to sense wheather driver have completed it's operation of triggering an interface event sconext; //used to get information that wheather scoreboard has completed it's objective
    60
    61
                  //custom constructer for our generator class
```

```
2
                                                          X 6 1 × // 11 0
 61
                 0
                                    event sconext; //used to get information that wheather scoreboard has completed it's objective
  62
  63
                                      //custom constructer for our generator class
   64 🖯
                                     function new(mailbox #(transaction) mbx);
   65
                                          this.mbx = mbx;
   66
                                           tr = new();
   67 @ O
                                       endfunction
    68
    69
                                        //main task
     70 ©
71 ;
                    0
                                       task run();
                      0
      72日
                      0
                                             repeat (count) begin *
      73
                       0
                                             //as we've added no constraint in transaction hence the line below will give no output values on tel console as
      74
                                             //randomization will never fail
       75 :
                                               assert (tr.randomize) else $error("[GEN] :Randomization Failed")://tr.randomize generate random
                      0
                                                                                                                                                                                                                    // values for the variables for which modifiers are added
                                                   mbx.put(tr.copy); //data is being sent to drive through mbx.put(tr.copy) here deep copy of transaction is being sent
       37
        78 :
                                                    tr.display("GEN");
                                                    @(drvnext): //waiting for an event from driver
                                                   @(sconext); //waiting for an event from a scoreboard as scoreboard completes an operation so does monster
        79
                                                -> done: //informs other classes that generator has done it's job of putting requested number of transactions for drives
          0.3
                                           endtask
            86
                                       manning and the second 
             100
                                        class driver;
```

```
:/Users/vshub/OneDrive/Desktop/xillinx projects/full adder/project_6/project_6.srcs/sim_1/new/tb.sv
           * * X
                            ■ × // ■ ♀
91 (
           class driver;
92
93
              virtual uart_if vif:// accessing interface in class using virtual keyvord interface name is uart_if and it's variable
94
95
              //is vif so, for accessing interface in driver class we use keyword vif
 96
 97
              transaction tr://here tr is a data container used to access data send by generator using mailbox
 98
 99
              mailbox # (transaction) mbx; //this mailbox is used to receive data from the generator hence parameter transaction is added
101
               mailbox # (bit [7:0]) mbxds; //this mailbox is used to send 8 bit data to scoreboard whose job is to compare data on input line
102
                                     ' //dintx[7:0] with output serial line tx when send-1
103
 104
               event drvnext;
 105
 106
               bit [7:0] din;
 107
 108
               bit wr = 0; ///random operation read / write
 109
               bit [7:0] datarx; ///data rovd during read
 110
         0
  113
  114
                 //custom constructor for mailbox
                function new(mailbox #(bit [7:0]) mbxds, mailbox #(transaction) mbx);
  115 !
  11€ €
                  this.mbx = mbx;
                  this.mbxds = mbxds;
   118
          00
                 endfunction
   1190
                 //this task is used to reset the peripheral
                 task reset();
```

```
.=-Osets/vsnub/OneDrive/Desktop/xillinx projects/full adder/project_6/project_6.srcs/slm_1/new/tb.sv
Q
                             ■ X // ■ Q
121
       0
122
        0
               //this task is used to reset the peripheral
123 🖨
       0
               task reset();
124
                 vif.rst <= l'bl://reset is active high by default
125
        0
                 vif.dintx <= 0; //default values</pre>
        0
126
                 vif.send <= 0; //default values</pre>
        0
127
                 vif.rx <= 1'bl; //default values
        0
128
                 vif.doutrx <= 0; //default values
129
                 vif.tx <= 1'bl; //default values</pre>
 130
                 vif.donerx <= 0; //default values
 131
                  vif.donetx <= 0; //default values
 132
                  repeat (5) @ (posedge vif.uclktx); //waiting for 5 clock ticks of uclktx (a slover clock) and then apply 0 to vif.sst to it
 133
                  vif.rst <= 1'b0:
 134
                  @(posedge vif.uclktx);
 135
                  $display("[DRV] : RESET DONE");
 136 @ 0
                endtask
  137
  138
                //in this task we decode the type of operations and apply it to a signal
         0
  139
                task run();
  140 🖨
  141
  142 0
                   forever begin
                    mbx.get(tr); //receiving transaction from a generator
          0
  143 :
                     //decoding type of operation
                     if(tr.oper == 2'b00) ////data transmission ,performing write operation
  144
  145 0 0
                         // w=at a time we can either write data to peripheral or read data from peripheral
  146 0
                           8 (posedge vif.uclktx); //waiting for posetive edge of wolktx
   147
   148
                           vif.rst <= 1'b0;
                           vif.send <= l'bl: ///start data sending op
   149 0
                           vif.dintx = tr.dintx; // data send by generator tr.dintx is being applied to dints
   150 🗇
                           vif.rx <= 1'bl;
                           A(nosedge vif.uclktx);//after data is received we make send signal
```


```
× Untitled 3 ×
C:/Users/vshub/OneDrive/Desktop/xilinx projects/full adder/project_6/project_6.srcs/sim_1/new/tb.sv
                 * X @ 1 X // BB 9
142 🖨
        0
                 forever begin
143
        0
                   mbx.get(tr); //receiving transaction from a generator
144
        0
                    //decoding type of operation
145 D O
                    if(tr.oper == 2'b00) ///data transmission ,performing write operation
146 €
        0
         0
 147
                        // w=at a time we can either write data to peripheral or read data from peripheral
 148
         0
                           @(posedge vif.uclktx)://waiting for posetive edge of uclktx
 149 🖨
                           vif.rst <= 1'b0;
 150 ⊝
                           vif.send <= 1'bl; ///start data sending op
 151
                           vif.rx <= 1'bl;
 152
                           vif.dintx = tr.dintx; // data send by generator tr.dintx is being applied to dintx
         0
 153
                           @(posedge vif.uclktx);//after data is received we make send signal low
 154
                           vif.send <= 1'b0;
 155
                              ////wait for completion
  156
                           //repeat (9) @ (posedge vif.uclktx);
         0
                           mbxds.put(tr.dintx);//same data on dintx is being send to the scoreboard to be compared with data on comput serves of
  157
                            $display("[DRV]: Data Sent : %0d", tr.dintx);
  158
                            wait(vif.donetx == 1'bl); //ve'll hold our simulation till we get donetx=1
  159
                             ->drvnext; //this even trigger signifies that driver has completed it's job of triggering an interface
          0
  160
  161 0
  162
                     else if (tr.oper == 2'b01) //data reception, read operation
  163 0
  164 9 0
                               begin
                                 @ (posedge vif.uclkrx)://vaiting for posetive edge of uclkrx both clks uclkrx and uclkrx are working at the frequent
  165
         0
   166
                                  vif.rst <= 1'b0;
                                  vif.rx <= 1'b0; //start condition for read operation
                                  vif.send <= 1'b0://as we're receiving data from peripheral bence send=0
   167
          0
          0
                                  @(posedge vif.uclkrx);
   169
                                 for (int i=0; i<=7; i++)
   171
                                 begin
                                      8 (posedge vif.uclkrx);
```

```
C/Users/vshub/OneDrive/Desktop/xillinx projects/full adder/project_6/project_6.srcs/sim_1/new/tb.sv
Q
                                □ □ × // ■ Q
1720
                                    for (int i=0; i<=7; i++)
                                    begin
174
                                          @(posedge vif.uclkrx);
175
         0
                                          vif.rx <= Surandom;//entering values in rx using urandom() which generates a 32 bit random unsigned intege
datarx[i] = vif.rx; // the same data we're sending on rx is getting stores in datarx which heips as no</pre>
 176 :
                                                                    // compare data that we recieve serially on Ex and on doutex[7:0]
 178 0
          0
 179
 180
                                    mbxds.put(datarx):// sending data to scoreboard
  182
                                    $display("[DRV]: Data RCVD: %Od", datarx): //displaying mag on console and display the data we're recreied
                                    wait (vif.donerx == 1'bl): //haulting simulation till donerx becomes 1
  184
                                     vif.rx <= 1'bl; //default value of rx when no reception takes place
  185
  186
   187
                                 end
   189 🖨
   190
   191
   192
                      end
    193日
    194
                    endtask
    195 (
                  class monitor; //primary objective of monitor is to recieve a response update the data member of a transaction and them cond
    196
                                    // it to scoreboard for comparison with golden data and also handles which date to be send to scoreboard
                     mailbox 0(bit [7:0]) mbx; // here mailbox is used to communicate data to the scoreboard
```

```
uart_top.sv *
                × tb.sv *
                            × Untitled 3
                                          ×
C:/Users/vshub/OneDrive/Desktop/xillinx projects/full adder/project_6/project_6.srcs/sim_1/new/tb.sv
 Q
            199 🖨
             class monitor; //primary objective of monitor is to recieve a response update the data member of a transaction and then
 200
                              // it to scoreboard for comparison with golden data and also handles which data to be send to scoreboar
 201
 202
                transaction tr;
 203
  204
                mailbox #(bit [7:0]) mbx;// here mailbox is used to communicate data to the scoreboard
  205
  206
                bit [7:0] srx; /////the data we have on tx pin will be stored here (send)
  207
                bit [7:0] rrx; //// the we read during read operation dintx(recieve)
  208
                //here we'll be sampling data on doutrx bus v.i.z 8 bit instead of sampling bit by bit
  209
  210
                 virtual wart_if vif; //accessing interface
   211
                 function new(mailbox #(bit [7:0]) mbx); //constructor to make mailbox to work between monitor and scoreboard
   212 🖯 🔾
   213
                   this.mbx = mbx;
   214 🖨 🔾
                   endfunction
           0
   215 :
                 task run();
   216 🖯
   217
    218 D O
                   forever begin
                       @(posedge vif.uclktx)://vaiting for positive edge of a clock
                      if ( (vif.send== 1'bl) && (vif.rx == 1'bl) ) //performing write operation rx=1 means reading data is disabled on
    219
    220 ;
           0
    221 🖯
            0
    222
                                   @(posedge vif.uelktx); ////start collecting tx data from next clock tick
                                begin
    223 E O
    224
                               for (int i = 0; i \le 7; i + i) //collecting data from i = 0 and storing it in sis
     225
                                     @(posedge vif.uclktx)://wait for posetive edge of clock
                                     srx[1] = vif.tx;
```


```
art_top.sv * × tb.sv * × Untitled 3 ×
C/Users/vshub/OneDrive/Desktop/xilinx projects/full adder/project_6/project_6.srcs/sim_1/new/tb.sv
                                            * % B 1 × // 1 9
 226
 227 🖯
                                                                                 for (int i = 0; i <= 7; i ++) //collecting data from tx and storing it in srx
 228 🖨 🔾
 229
                                                                                                    @(posedge vif.uclktx);//vait for posetive edge of clock
                                                                                                     srx[i] = vif.tx;
 231
 232 0
                                                                                   end
 233
 234
  235
                                                                                               $display("[MON] : DATA SEND on UART TX 80d", srx);
                       0
   236
   237
                                                                                                 ////////vait for done tx before proceeding next transaction
   238
                                                                                          @(posedge vif.uclktx); //
                       0
   239 :
                                                                                          mbx.put(srx);
   240
                          0
    241 @ 0
    242
                                                           else if ((vif.rx == 1'b0) & (vif.send == 1'b0) ) //rx=0 signifies data reception and during reception send=0
    243 0
                                                                        244 (
      245
     246
                                                                            $display("[MDN] : DATA RCVD RX @Od", rrx):
                                                                            mbx.put(rrx); //data is put in mbx so that it can be recieved by scoreboard
       248
                                                             end
                                                end
                                            endtask
                                            manuscumanus and property of the commence of t
```

```
C:/Users/vshub/OneDrive/Desktop/xilinx projects/full adder/project_6/project_6.srcs/sim_1/new/tb.sv
                    X 1 1 X // 1 1
256
           mannammanammanammanammanamm
258
           class scoreboard;
260
             mailbox # (bit [7:0]) mbxds, mbxms;//scoreboard needs two mailbox one to recieve data from monitor and other to recieve data
261
       0
262
              bit [7:0] ds; //data container
 264
              bit [7:0] ms; //data container
 265
 266
        0
               event sconext; //we need and event because before generator starting to send next transaction it should receive trigger from so
 267
 268 0 0
              function new(mailbox #(bit [7:0]) mbxds, mailbox #(bit [7:0]) mbxms);//constructor naving 2 parameters from driver and scoreboard
 269
        0
                this.mbxms = mbxms;
 271 0
              endfunction
        0
 273 0
              task run();
  274 💬
                 forever begin
        0
  275
  276
                   mbxds.get(ds)://storing data from driver in ds
         0
                   mbxms.get(ms)://storing data from monitor in ms
  278
                   $display("[SCO] : DRV : %0d MON : %0d", ds, ms);
  279
                   if (ds == ms)
                    $display ("DATA MATCHED");
                   else
                     $display ("DATA MISMATCHED");
                  ->aconext; //triggering an event so that generator could start it's next transaction
                 end
```



```
C:/Users/vshub/OneDrive/Desktop/xilinx projects/full adder/project_6/project_6.srcs/sim_1/new/tb.sv
Q
           316
       0
317 :
318 🖨
              function new(virtual uart_if vif)://custom constructor having argument as an interface
319
 320
        0
                mbxgd = new();
       0
 321
                mbxms = new();
 322
                mbxds = new();
        0
 323
        0
  324
                gen = new(mbxgd);
         0
  325
                drv = new(mbxds, mbxgd);
  326
         0
  327
         0
  329
                 mon = new(mbxms);
         0
                 sco = new(mbxds, mbxms);
  330
   331
         0
                 this.vif = vif;
   332
                 drv.vif = this.vif;//same interface in driver
   333
                 mon.vif = this.vif;//same interface in monitor
   334 :
   335
                 gen.sconext = nextgs; //event merging
          0
   336 1
                  sco.sconext = nextgs;
    338
   339
340 O
                  gen.drvnext = nextgd;
                  drv.drvnext = nextgd;
                 endfunction
    342 Ó O
     343
                 task pre_test();
     344 0
                  drv.reset();
     345
                 endtask
     346
     347
                 task test();
     348
```

```
uart_top.sv * × tb.sv * × Untitled 3
C:/Users/vshub/OneDrive/Desktop/xilinx projects/full adder/project_6/project_6.srcs/sim_1/new/fb.sv
         346 (
            endtask
347
348 🖨
            task test();
349
      0
            fork
350 !
      0
             gen.run();
351
             drv.run();
352
             mon.run();
353
             sco.run();
354
      0
            join_any
355 0
            endtask
      0
356
357 €
            task post_test();
358
             wait (gen.done.triggered);
359
             $finish();
360 🖨
            endtask
361
362 🖨
           task run();
363 ;
            pre_test();
364
             test();
365
             post_test();
366 ⊝
           endtask
367
368
369
370 🖹 O endclass
372
373
374
375 🖯 O module tb;
376
          uart_if vif()://declaring an interface
             × w.sv *
```



```
⊕ Log
           ≺Share
         . SEP BURNIACION INICIALIZACION UGIE - LIME, U.U [3].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5599 kB (elbread-459 elab2-4975 kernel-164 sdf-0)
# KERNEL: ASDB file was created in location /home/runner/dataset.asdb
# KERNEL: [DRV] : RESET DONE
# KERNEL: [GEN] : oper : write send : 0 TX_DATA : 01011000 RX_IN : 0 TX_OUT : 0 RX_OUT : 00000000 DONE_TX : 0 DONE_RX : 0
# KERNEL: [MON] : DATA SEND on UART TX 88
# KERNEL: [SCO] : DRV : 88 MON : 88
# KERNEL: DATA MATCHED
# KERNEL: [GEN] : oper : read send : 0 TX_DATA : 00001010 RX_IN : 0 TX_OUT : 0 RX_OUT : 00000000 DONE_TX : 0 DONE_RX : 0
 # KERNEL: [MON] : DATA RCVD RX 98
 # KERNEL: [SCO] : DRV : 98 MON : 98
 # KERNEL: DATA MATCHED
 # KERNEL: [GEN] : oper : write send : 0 TX_DATA : 11001110 RX_IN : 0 TX_DUT : 0 RX_DUT : 000000000 DONE_TX : 0
 # KERNEL: [DRV]: Data Sent : 206
 # KERNEL: [MON] : DATA SEND on UART TX 206
 # KERNEL: [SCO] : DRV : 206 MON : 206
 # KERNEL: DATA MATCHED
 # KERNEL: [GEN] : oper : read send : 0 TX_DATA : 00100111 RX_IN : 0 TX_DUT : 0 RX_DUT : 000000000 DONE_TX : 0 DONE_RX : 0
 # KERNEL: [DRV]: Data RCVD : 224
 # KERNEL: [MON] : DATA RCVD RX 224
 # KERNEL: [SCO] : DRV : 224 MON : 224
 # KERNEL: DATA MATCHED
 # KERNEL: [GEN] : oper : write send : 0 TX_DATA : 11111110 RX_IN : 0 TX_OUT : 0 RX_OUT : 00000000 DONE_TX : 0 DONE_RX : 0
 # KERNEL: [DRV]: Data Sent : 254
 # KERNEL: [MON] : DATA SEND on UART TX 254
 # KERNEL: [SCO] : DRV : 254 MON : 254
 # KERNEL: DATA MATCHED
 # RUNTIME: Info: RUNTIME_0068 testbench.sv (350): $finish called.
 # KERNEL: Time: 138850 ns. Iteration: 1, Instance: /tb, Process: @INITIAL#384_20.
  # KERNEL: stopped at time: 138850 ns
 # VSIM: Simulation has finished. There are no more test vectors to simulate.
  # VSIM: Simulation has finished.
  Finding VCD file ...
  . /dump. vcd
```