


- * settput ports CS, MOSI, SCIK
- · Gibbal signals: cek, rst.
- · 60 newd 29 referred as new doors signal wiz used to Indicate when user have new data which it need to transmit to the device through an SPI transaction.
 - so, as soon we have new data our device will take the data from din [11:0] but & generate the respective trawaction on an output bus.
- "cs" is used to trable our large device an active low on this pin will stort a transaction.
- "MOSI" is the pain used to transmit the data serially from master to slave en scell is the serial clock which will be going to slave for synchronization.


-> OPERATION OF THIS DEVICE:


· we will wait till user hove a new data As soon as user make 'nevod" signal high we well be sampling the data that we have on an din bus & start transmitting it to the slave device. IDLE value for cs is 1 (high). So when user wish to start a transaction, it conveys to the slave by making CS O (low). This is what is mean by starting a transaction. & from next clock tick onwards we start bending data serially one after another we want till all the bits are sent serially as soon as we complete sending all the bits we will be ending our transaction by making as high

FLOWCHART:-









TSOK = 20 TOK


$$\frac{1}{F} = \frac{20}{FCK}$$
FSOK = $\frac{20}{FCK}$


```
> SPI Master Design code:
   module spi (
    input clk, noud, rst,
    input [11:0] din,
    output reg sclk, cs, mosi
    typeder enun bit [1:0] { idle = 2°600, enable=2°601,
     send = 23610, comp = 236113 state_type;
    state type state = idle;
     int count = 0;
    int count = 0;
    11/11/11 generation of sclk
    always@ (posedge con)
   > begin
      if (rst==13b1) begin
       count <= 0;
        6Clk = 19603
     - else begen
       if (countr <10)
                            111 fox/20
         counte < counte +1;
       else
     > begin
       counte <= 03
        SCIK & ~ SCIK;
```

```
\rightarrow end
11/1/1/1 state machine
 reg [11:0] temp;
always @ (poslège sch)
 begin
  if (rst == 1361) begin
  CS 全かれる
  mosi < 1260;
  end
 elle begin
  case ( state)
   idle:
  > begin
     if (newd == 1 361) begin
     state <= send;
     temp & din;
     cs = 1'60;
    end
 > else begin
   State <= idle;
    temp <= 8 200;
  send: begin
  if (count <= 11) begin
  mosi <= temp [count]; "sending asb first
  count <= count +1;
  end
  else
  begun
```

```
count <= 0;
    State < = Idle;
     CS (= 1761;
     mosi <= 1° 60;
   end
   end
  default: state <= Sdle;
 end case
 end
 end
 endmodule
 11/1/1/1/1/1/
interface spi_if;
 logic cer;
  logic newd;
logic rst;
  Logic [11:0] din;
 logic sch;
 logic mosi ?
end interface
```

> SPI slave :-





```
> DESIGN COOF FOR complete SPI module (master + stave);
    module spi_master (
     input clk, newd, rst,
     Input [11:0] din.
     output reg sdr, cs, mosi
     typeder enum bit [1:0] & idle = 2'600, enable = 2'601,
               send = 23610, comp = 296113 state -type;
      State-type state = lale;
       int count = 0 ?
       int count = 0;
      1111111 / generation of sch.
       always @ (poseage cox)
        begin
       if (rst==1361) begin
          count <= 0;
         SCOK (= 1'60;
        end
        else begin
         if (counte <10)
           count <= count <+1;
         else
         begin
          count (=0)
          SCIR <= USCIK;
          end
         end
        1/1/1/1/ state machine
         reg [11:0] temps
```

```
always@(posedge UK)
begin
if (rst == 1961) begin
 as <= 10 b1 3
 mou <= 1'60;
 end
 else begin
 Case (State)
  ide:
  begun
   if (newd = = 1961) begin
    state <= send;
    temp <= din;
    CS <= 1'40;
   end
   elde blyin
   state <= ldle;
   temp <= 8 3 400 3
    end
    end
   sends begin
    if (count <= 11) begin
    mosi <= temp [count] 3 //// sending LSB first
     count <= count +13
     end
     06
        begun
      count<=03
      state <= Pall?
      CS ( 1 ) M;
      mou <= 1 360;
```

```
end
 end
default: State = idle;
endcase
end
endmodule.
11/11/1////
module spislare (
 input sche, cs, mon,
 output [11:0] dout,
 output reg done
 70
typeder enum but Edetlet_start = 1,00,
 read_data = 1'613 state_type3
 State-type state = detect_start;
 reg [11:0] temp = 122h00;
 int count=0;
 always @ (posedge solk)
  begin
 case (state)
 detect - start;
  begun
  done <= 19000
  if (cs== 1°60)
  state <= read_data
  else
  estable <= detect-start;
```

```
read_data: begin
if (count <=11)
begin
count <= count +1;
temp <= { mosi, temp [11:4]}
end
ene
 5egin
 count <=03
 done <= 1361;
 state <= alter-start;
end
end
endasl
end
assign dout = temp;
endmodule.
1111/11/11/1/1/1/1////////
module top C
 input cer, rst, newd,
input [11:0] din,
output [11:0] dont
output done
 ) 30
wire suk, cs, moli;
spl-master m11 cu, mend, ost, din,
               sclk, cs, mai);
```

spi_slave s1 (sclk, cs, moni, dout, done);

end module.