


## → SPI Design Specifications:-




- here input ports  $clk$ ,  $rst$ ,  $newd$ ,  $din[11:0]$   
 & output ports  $CS$ ,  $MOSI$ ,  $SCLK$
  - Global signals:  $clk$ ,  $rst$ .
  - "newd" referred as new data signal viz used to indicate when user have new data which it need to transmit to the device through an SPI transaction.
- So, as soon we have new data our device will take the data from  $din[11:0]$  bus & generate the respective transaction on an output bus.
- "CS" is used to enable our slave device. an active low on this pin will start a transaction.
  - "MOSI" is the pin used to transmit the data serially from master to slave & "SCLK" is the serial clock which will be going to slave for synchronization.

### → OPERATION OF THIS DEVICE :



- we will wait till user have a new data as soon as user make "new" signal high we will be sampling the data that we have on an ~~in~~ bus & start transmitting it to the slave device. IDLE value for CS is 1 (high). So when user wish to start a transaction, it conveys to the slave by making CS 0 (low). This is what is mean by starting a transaction.  
& from next clock tick onwards we start sending data serially one after another we wait till all the bits are sent serially as soon as we complete sending all the bits we will be ending our transaction by making CS high



## FLOWCHART:-



## STATE DIAGRAM:



$$T_{scck} = 20 T_{clk}$$

$$\frac{1}{F_{scck}} = \frac{20}{F_{clk}}$$

$$\Rightarrow F_{scck} = \frac{f_{clk}}{20}$$

$T_{scck}$  = Time period of serial clock

$T_{clk}$  = Time period of global clock signal

$F_{clk}$  = frequency of global clock

$F_{scck}$  = frequency of serial clock

→ SPI Master Design code:

```
module spi (  
    input clk, newd, rst,  
    input [11:0] din,  
    output reg sclk, cs, mosi  
);
```

```
typedef enum bit [1:0] { idle = 2'b00, enable = 2'b01,  
    send = 2'b10, comp = 2'b11 } state_type;
```

```
state_type state = idle;
```

```
int countc = 0;
```

```
int count = 0;
```

```
////// generation of sclk
```

```
always@ (posedge clk)
```

```
→ begin
```

```
    if (rst == 1'b1) begin
```

```
        countc ≤ 0;
```

```
        sclk ≤ 1'b0;
```

```
    end
```

```
    else begin
```

```
        if (countc < 10)           /// for 20
```

```
            countc ≤ countc + 1;
```

```
        else
```

```
→ begin
```

```
    countc ≤ 0;
```

```
    sclk ≤ ~sclk;
```

/////// state machine

reg [11:0] temp;

always @ (posedge clk)

begin

if (rst == 1'b1) begin

cs <= 1'b1;

mosi <= 1'b0;

end

else begin

case (state)

idle:

begin

if (newd == 1'b1) begin

state <= send;

temp <= din;

cs <= 1'b0;

end

else begin

state <= idle;

temp <= 8'h00;

end

end

send: begin

if (count <= 11) begin

mosi <= temp [count]; // sending 8sb first

count <= count + 1;

end

else

begin



```

count <= 0;
state <= idle;
cs <= 1'b1;
mosi <= 1'b0;

```

```

end
end

```

```

default: state <= idle;

```

```

end case

```

```

end

```

```

end

```

```

endmodule

```

```

////////////////

```

```

interface spi_if;

```

```

    logic clk;

```

```

    logic newrd;

```

```

    logic rst;

```

```

    logic [11:0] din;

```

```

    logic sclk;

```

```

    logic cs;

```

```

    logic mosi;


```

```

endinterface


```

→ SPI slave :-




## STATE DIAGRAM :

detect-start } Two states  
read-data



→ FLOWCHART :-





→ DESIGN CODE FOR COMPLETE SPI module (Master + slave):

```
module spi_master (
```

```
    input clk, newd, rst,
```

```
    input [11:0] din,
```

```
    output reg sck, cs, mosi
```

```
);
```

```
typedef enum bit [1:0] { idle = 2'b00, enable = 2'b01,  
    send = 2'b10, comp = 2'b11 } state_type;
```

```
state_type state = idle;
```

```
int countc = 0;
```

```
int count = 0;
```

```
//////// / generation of sck.
```

```
always @ (posedge clk)
```

```
begin
```

```
if (rst == 1'b1) begin
```

```
    countc <= 0;
```

```
    sck <= 1'b0;
```

```
end
```

```
else begin
```

```
    if (countc < 10)
```

```
        countc <= countc + 1;
```

```
    else
```

```
        begin
```

```
            countc <= 0;
```

```
            sck <= ~sck;
```

```
        end
```

```
    end
```

```
end
```

```
////////// state machine
```

```
reg [11:0] temp;
```

always@ (posedge clk)

begin

if (rst == 1'b1) begin

cs <= 1'b1;

mod <= 1'b0;

end

else begin

case (state)

idle:

begin

if (newd == 1'b1) begin

state <= send;

temp <= din;

cs <= 1'b0;

end

else begin

state <= idle;

temp <= 8'h00;

end

end

send: begin

if (count <= 11) begin

mod <= temp[count]; // sending LSB first

count <= count + 1;

end

else

begin

count <= 0;

state <= idle;

cs <= 1'b1;

mod <= 1'b0;

end  
end

default : state  $\leftarrow$  idle ;

endcase

end  
end

endmodule.

//////////

module spi\_slave (  
input sck, cs, msi,  
output [11:0] dout,  
output reg done  
);

typedef enum bit { detect\_start = 1'b0,  
read\_data = 1'b1 } state\_type;

state\_type state = detect\_start;

reg [11:0] temp = 12'h00;

int count=0;

always@ (posedge sck)

begin

case (state)

detect\_start;

begin

done  $\leftarrow$  1'b0;

if (cs == 1'b0)

state  $\leftarrow$  read\_data;

else

state  $\leftarrow$  detect\_start;



```

end
read_data : begin
if (count <= 11)
begin
count <= count + 1;
temp <= { mosi, temp [11:4] }
end
else
begin
count <= 0;
done <= 1'b1;
state <= detect_start;
end
end
endcase
end
assign dout = temp;
endmodule.

```

////////////////////////////////////

```

module top
input clk, rst, newd,
input [11:0] din,
output [11:0] dout,
output done
);
wire sck, cs, mosi;
spi-master m1 (clk, newd, rst, din,
sck, cs, mosi);

```

```
spi_slave s1 (clk, cs, msi, dout,  
             done);
```

```
endmodule.
```