

Serial Peripheral Interface (SPI)

Date

DAC (Digital to Analog)

Interfacing with FPGA
(SPARTAN 3E)

Hardware used :-

- Digital to Analog converter (DAC) :


Onboard SPI controlled DAC, LTC2624

To it supports SPI protocol.

The Spartan - 3E FPGA Starter kit board includes an SPI compatible, four-channel, serial Digital to Analog converter (DAC). The DAC device is Linear Technology LTC2624 quad DAC with 12-bit signed resolution. The four output from the DAC appear on the J5 header, which uses the Digilent 6-pin Peripheral Module format. The DAC and the header are located immediately above the Ethernet RJ-45 connector, as shown in figure:-

6-pin DAC Header (J5) (ADC)

Linear Tech LTC2624 Quad DAC



from here we get


different analog voltage at or different pin.

DACKA, DACKB, DACKC, DACKD Spiral

{ 12 bit
4-channel DAC }

Date

Available on
FPGA board



Digital - to - Analog Connection Schematics.

- Master :- which initiates the communication process or which generates the clock signal.
Here, all the signal is controlled by Spartan-3E FPGA, So the FPGA chip is the master.
- Slave :- It responds to the controlling signal of the master.
Here, DAC is the slave.

- Here FPGA is master &
DAC is the slave.

Date

Interface signals:-

DAC Interface signals:-


Signal	FPGA Pin	Direction	Description
SPI-MOSI	T4	FPGA \rightarrow DAC	Serial data: Master output, Slave output
DAC-CS	N8	FPGA \rightarrow DAC	Active-Low chip select, Digital to analog conversion start when signal returns high
SPI-SCK	V16	FPGA \rightarrow DAC	clock
DAC-CLR	P8	FPGA \rightarrow DAC	Asynchronous, active-low reset input
SPI-MISO	N10	FPGA \leftarrow DAC	Serial data: Master Input, Slave output

• The DAC-CS signal is the active-low slave select input to the DAC.

• The DAC-CLR signal is the active-low, asynchronous, reset input to the DAC.

SPI Communications Details.

* This figure shows a detailed example of SPI bus timing. Each bit is transmitted or received relative to the SPI-SCK clock signal. The bus is fully static and supports clocks up to the maximum of 50 MHz. However, it is important to note that the LTC2624 data sheet states that the device must be held at one voltage level for at least 100 ns during a clock transition. If operating at or close to the maximum speed, it is recommended to use a slower clock rate or add extra hold time to ensure proper timing.




→ SPI Communication Waveforms.

1. After driving the DAC-CS slave select signal low, the FPGA transmits data on the SPI-MOSI signal, MSB first. The LTC2624 captures input data (SPI-MOSI) on the rising edge of SPI-SCK; the data must be valid for at least 4 ns relative to the rising clock edge.
2. The LTC2624 DAC transmits its data on the SPI-MISO signal on the falling edge of SPI-SCK. The FPGA captures this data. On the next rising SPI-SCK edge, the FPGA must read the first SPI-MISO value on the first rising SPI-SCK edge after DAC-CS goes low. Otherwise, bit 31 is missed.
3. After transmitting all 32 bits, the FPGA completes the SPI bus transaction by returning the DAC-CS slave select signal high. The high-going edge starts the actual digital-to-analog conversion process within the DAC.

→ All these bits going from MSB to LSB.

Date



• SPI Communication protocol to LTC2624 DAC

→ How 32 bit is sent →


- The FPGA first sends eight dummy or "don't care" bits, followed by a 4-bit command. The most commonly used command with the board is COMMAND [3:0] = '0011', which immediately updates the selected DAC output with the specified data value following the command. The FPGA selects one or all the DAC outputs channels via a 4-bit address field. Following the address field, the FPGA sends a 12-bit unsigned data value that the DAC converts to an analog value on

Date
the selected output(s). Finally, few additional dummy or don't care bits pad the 32-bit command word.

* Communication Protocol.

- Figure - shows the communications protocol required to interface with the LTC2624 DAC. The DAC supports both a 24-bit and 32-bit protocol. The 32-bit protocol is shown.

Important:- Inside the DAC converter, the SPI interface is formed by a 32-bit shift register. Each 32-bit command word consists of a command, address, followed by data value. As new command enters the DAC, the previous 32-bit command word is echoed back to the master. The response from the DAC can be ignored although it is a useful to confirm correct communication.



Specifying the DAC Output voltage

Date

each DAC output level is the analog equivalent of a 12-bit unsigned digital value, $D[11:0]$, written by the FPGA to the DAC via the SPI interface.

- The voltage on a specific output is generally described. The reference voltage, $V_{REFERENCE}$, is different between the four DAC outputs, channels A and B use a 3.3V reference voltage, and channels C and D use a 2.5V reference voltage. The reference voltages themselves have a $\pm 5\%$ tolerance, so there will be slight corresponding variances in the output voltage.

$$V_{out} = \frac{D[11:0]}{4.096} \times V_{REFERENCE}$$

DAC outputs A and B

provides the output voltage equation for DAC outputs A & B. The reference voltage associated with DAC outputs A & B is $3.3V \pm 5\%$.


$$V_{OUTA} = \frac{D[11:0]}{4.096} \times (3.3V \pm 5\%)$$

DAC outputs C and D

$$\rightarrow 2.5V \pm 5\%$$

$$V_{OUTC} = \frac{D[11:0]}{4.096} \times (2.5V \pm 5\%)$$

* DAC - FPGA (block Diagram)



* $32 = 12 \text{ bit}$

- DAC A (channel A) selected.

$$\Rightarrow \frac{D(11:0)}{4096} \times 3.3 \text{ volt}$$

$\rightarrow D(11:0)$ convert it in decimal no.

$$\text{Ex:- } 1010 \Rightarrow 10$$

$$\Rightarrow \frac{10}{4096} \times 3.3 \Rightarrow 0.25$$

Here, 0.25 is the analog voltage of DAC A.

Steps

- Analog voltage from A, B, C, D \rightarrow DACK.
- if we select DACK A, then take a multi-meter than, you have to connect one probes of multimeter to this A pin and one probes to the ground.
- then set the voltage part.
- whatever voltage is shown, that is the 12-bit digital data that you sent on MOSI line.